US20130163614A1 - Method And System For Supporting A Variable And Energy Efficient Data Rate Using A Duty Cycling Technique And Multiple Power States On An Ethernet Link - Google Patents
Method And System For Supporting A Variable And Energy Efficient Data Rate Using A Duty Cycling Technique And Multiple Power States On An Ethernet Link Download PDFInfo
- Publication number
- US20130163614A1 US20130163614A1 US13/632,861 US201213632861A US2013163614A1 US 20130163614 A1 US20130163614 A1 US 20130163614A1 US 201213632861 A US201213632861 A US 201213632861A US 2013163614 A1 US2013163614 A1 US 2013163614A1
- Authority
- US
- United States
- Prior art keywords
- link
- data rate
- data
- time interval
- rate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/41—Flow control; Congestion control by acting on aggregated flows or links
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Definitions
- Certain embodiments of the invention relate to a method and system for networking. More specifically, certain embodiments of the invention relate to a method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link.
- Ethernet networks are becoming an increasingly popular means of exchanging data of various types and sizes for a variety of applications.
- Ethernet networks are increasingly being utilized to carry, for example, voice, data, and multimedia. Accordingly more and more devices are being equipped to interface to Ethernet networks.
- a system and/or method for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- FIG. 1 is a block diagram illustrating an Ethernet connection between two network nodes, in accordance with an embodiment of the invention.
- FIG. 2 is a block diagram illustrating an exemplary Ethernet over twisted pair PHY device architecture comprising a multi-rate capable physical layer block, in accordance with an embodiment of the invention.
- FIG. 3A is a diagram illustrating duty cycling a data rate of a network link between a zero data rate and a maximum supported data rate of the link, in accordance with an embodiment of the invention.
- FIG. 3B is a diagram illustrating duty cycling a data rate of a network link between a zero data rate and an intermediate supported data rate of the link, in accordance with an embodiment of the invention.
- FIG. 3C is a diagram illustrating duty cycling a data rate of a network link between a first intermediate supported data rate of the link and a second intermediate supported data rate of the link, in accordance with an embodiment of the invention.
- FIG. 3D is a diagram illustrating duty cycling a data rate of a network link between an intermediate supported data rate of the link and a maximum supported data rate of the link, in accordance with an embodiment of the invention.
- FIG. 3E is a diagram illustrating duty cycling a data rate of a network link which carries traffic with varying latency sensitivities, in accordance with an embodiment of the invention.
- FIG. 4 is a flow chart illustrating exemplary steps for duty cycling a data rate of a network link, in accordance with an embodiment of the invention.
- a network link may be duty cycled based on characteristics of data communicated over it such that data may be communicated over the link at a first data rate for a first portion of a specified time interval and may be communicated over the link at a second data rate for a second portion of the specified time interval.
- the duration of each portion of the time interval and/or the data rate during each portion of the time interval may be adjusted to control the duty cycling.
- the characteristics may comprise an amount of, a type of, and/or an application associated with, the data communicated over the network.
- the first data rate may be a zero data rate and the second data rate may be a maximum data rate that may be supported by the network link.
- the data rate may be controlled by adjusting a number of active physical channels in the network link, a signal constellation utilized for representing data on the network link, a number of pulse amplitude modulation levels utilized for signaling on the network link, and/or one or more inter-frame gaps on the network link. Power consumed in a device connected to the network link may be controlled based on the duty cycling of the link. In this regard, components in the device may be powered down during the first portion of the time interval.
- FIG. 1 is a block diagram illustrating an Ethernet connection between two network nodes, in accordance with an embodiment of the invention.
- a network 100 that comprises network nodes 102 and 104 .
- the nodes 102 and 104 may communicate via a link 112 .
- the link 112 may comprise up to four or more physical channels, each of which may, for example, comprise an unshielded twisted pair (UTP).
- the nodes 102 and 104 may communicate via two or more physical channels comprising the link 112.
- Ethernet over twisted pair standards 10BASE-T and 100BASE-TX may utilize two pairs of UTP while Ethernet over twisted pair standards 1000BASE-T and 10GBASE-T may utilize four pairs of UTP.
- aspects of the invention may enable varying the number of physical channels via which data is communicated.
- the nodes 102 and/or 104 may comprise a twisted pair PHY capable of operating at one or more standard rates such as 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps (10BASE-T, 100GBASE-TX, 1GBASE-T, and/or 10GBASE-T); potentially standardized rates such as 40 Gbps and 100 Gbps; and/or non-standard rates such as 2.5 Gbps and 5 Gbps.
- 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps 10BASE-T, 100GBASE-TX, 1GBASE-T, and/or 10GBASE-T
- standardized rates such as 40 Gbps and 100 Gbps
- non-standard rates such as 2.5 Gbps and 5 Gbps.
- the nodes 102 and/or 104 may comprise a backplane PHY capable of operating at one or more standard rates such as 10 Gbps (10GBASE-KX4 and/or 10GBASE-KR); and/or non-standard rates such as 2.5 Gbps and 5 Gbps.
- 10 Gbps 10GBASE-KX4 and/or 10GBASE-KR
- non-standard rates such as 2.5 Gbps and 5 Gbps.
- the nodes 102 and/or 104 may comprise an optical PHY capable of operating at one or more standard rates such as 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps; potentially standardized rates such as 40 Gbps and 100 Gbps; and/or non-standardized rates such as 2.5 Gbps and 5 Gbps.
- the optical PHY may be a passive optical network (PON) PHY.
- the link partners, node 102 and/or 104 may support multi-lane topologies such as 40 Gbps CR4, ER4, KR4; 100 Gbps CR10, SR10 and/or 10 Gbps LX4 and CX4.
- serial electrical and copper single channel technologies such as KX, KR, SR, LR, LRM, SX, LX, CX, BX10, LX10 may be supported.
- Non standard speeds and non-standard technologies for example, single channel, two channel or four channels may also be supported. More over, TDM technologies such as PON at various speeds may be supported by the link partner nodes 102 and/or 104 .
- the node 102 may comprise a host 106 a, a medium access control (MAC) controller 108 a, and a PHY device 104 a.
- the node 104 may comprise a host 106 b, a MAC controller 108 b, and a PHY device 110 b . Notwithstanding, the invention is not limited in this regard.
- the nodes 102 and 104 may each comprise at least one network port which may enable the nodes 102 and 104 to communicate via the link 112 .
- each network port may comprise suitable logic, circuitry, and/or code operable to enable transmission and/or reception of data over a corresponding network link, such as the link 112 .
- components of one or more network ports may reside in one or more of the host 106 , the media access controller 108 , and the PHY device 110 .
- various components of a network node may be associated with a single port or may be associated with a plurality of ports.
- each of the nodes 102 and 104 may comprise a plurality of ports enabled to communicate over a corresponding plurality of links.
- the node 102 and/or 104 may comprise, for example, networking devices such as personal computers, handheld devices, servers, switches, routers, and bridges.
- the node 102 and/or 104 may comprise, for example, A/V equipment such as microphones, instruments, sound boards, sound cards, video cameras, media players, graphics cards, or other audio and/or video devices.
- the nodes 102 and 104 may be enabled to utilize Audio/Video Bridging and/or Audio/video bridging extensions (collectively referred to herein as audio video bridging or AVB) for the exchange of multimedia content and associated control and/or auxiliary data.
- Audio/Video Bridging and/or Audio/video bridging extensions collectively referred to herein as audio video bridging or AVB
- the PHY devices 110 a and 110 b may each comprise suitable logic, circuitry, and/or code that may enable communication, for example, transmission and reception of data, between the node 102 and the node 104 .
- the PHY devices 110 a and 110 b may support, for example, Ethernet over copper, Ethernet over fiber, and/or backplane Ethernet operations.
- the PHY devices 110 a and 110 b may enable multi-rate communications, such as 10 Mbps, 100 Mbps, 1000 Mbps (or 1 Gbps), 2.5 Gbps, 4 Gbps, 10 Gbps, or 40 Gbps, for example.
- the PHY devices 110 a and 110 b may support standard-based data rates and/or non-standard data rates.
- the PHY devices 110 a and 110 b may support standard Ethernet link lengths or ranges of operation and/or extended ranges of operation.
- the PHY devices 110 a and 110 b may enable communication between the node 102 and the node 104 by utilizing a link discovery signaling (LDS) operation that enables detection of active operations in the other node.
- LDS link discovery signaling
- the LDS operation may be configured for supporting a standard Ethernet operation and/or an extended range Ethernet operation.
- the PHY devices 110 a and 110 b may also support autonegotiation for identifying and selecting communication parameters such as speed and duplex mode.
- the PHY devices 110 a and 110 b may comprise suitable logic, circuitry, and/or code that may enable transmission and/or reception utilizing a first duty cycling scheme in one direction and transmission and/or reception utilizing a second duty cycling scheme in the other direction.
- the data rates and duty cycle period in one direction may be different from the data rates and duty cycle period in the other direction.
- the data transmitted and/or received by the PHY devices 110 a and 110 b may be formatted in accordance with the well-known OSI protocol standard.
- the OSI model partitions operability and functionality into seven distinct and hierarchical layers. Generally, each layer in the OSI model is structured so that it may provide a service to the immediately higher interfacing layer. For example, layer 1 , or physical layer, may provide services to layer 2 and layer 2 may provide services to layer 3 .
- the data transmitted may comprise frames of Ethernet media independent interface (MII) data which may be delimited by start of stream and end of stream delimiters, for example.
- MII Ethernet media independent interface
- the hosts 106 a and 106 b may represent layer 3 and above, the MAC controllers 108 a and 108 b may represent layer 2 and above and the PHY devices 110 a and 110 b may represent the operability and/or functionality of layer 1 or the physical layer.
- the PHY devices 110 a and 110 b may be referred to as Physical layer transmitters and/or receivers, physical layer transceivers, PHY transceivers, PHYceivers, or PHY, for example.
- the hosts 106 a and 106 b may comprise suitable logic, circuitry, and/or code that may enable operability and/or functionality of the five highest functional layers for data packets that are to be transmitted over the link 112 . Since each layer in the OSI model provides a service to the immediately higher interfacing layer, the MAC controllers 108 a and 108 b may provide the necessary services to the hosts 106 a and 106 b to ensure that packets are suitably formatted and communicated to the PHY devices 110 a and 110 b. During transmission, each layer may add its own header to the data passed on from the interfacing layer above it. However, during reception, a compatible device having a similar OSI stack may strip off the headers as the message passes from the lower layers up to the higher layers.
- the PHY devices 110 a and 110 b may be configured to handle all the physical layer requirements, which include, but are not limited to, packetization, data transfer and serialization/deserialization (SERDES), in instances where such an operation is required.
- Data packets received by the PHY devices 110 a and 110 b from MAC controllers 108 a and 108 b, respectively, may include data and header information for each of the above six functional layers.
- the PHY devices 110 a and 110 b may be configured to encode data packets that are to be transmitted over the link 112 and/or to decode data packets received from the link 112 .
- the MAC controller 108 a may comprise suitable logic, circuitry, and/or code that may enable handling of data link layer, layer 2 , operability and/or functionality in the node 102 .
- the MAC controller 108 b may comprise suitable logic, circuitry, and/or code that may enable handling of layer 2 operability and/or functionality in the node 104 .
- the MAC controllers 108 a and 108 b may be configured to implement Ethernet protocols, such as those based on the IEEE 802.3 standard, for example. Notwithstanding, the invention is not limited in this regard.
- the MAC controller 108 a may communicate with the PHY device 110 a via an interface 114 a and with the host 106 a via a bus controller interface 116 a.
- the MAC controller 108 b may communicate with the PHY device 110 b via an interface 114 b and with the host 106 b via a bus controller interface 116 b.
- the interfaces 114 a and 114 b correspond to Ethernet interfaces that comprise protocol and/or link management control signals.
- the interfaces 114 a and 114 b may be multi-rate capable interfaces and/or media independent interfaces (MII).
- the bus controller interfaces 116 a and 116 b may correspond to PCI or PCI-X interfaces. Notwithstanding, the invention is not limited in this regard.
- the amount of data generated by the node(s) 102 and/or 104 during a given time interval may be significantly less than a maximum data rate at which the nodes 102 and 104 may be enabled to communicate over the link 112 . Consequently, continuously operating the link 112 at its maximum data rate may be inefficient in terms of energy consumption due, at least in part, to IDLE symbols being transmitted on the link for significant period of time and due to logic, circuitry, and/or code in the node(s) 102 and/or 104 being continuously operated in a state to support the maximum data rate of the link.
- certain aspects of the invention may enable improving the power efficiency of the network 100 by duty cycling the data rate of the link 112 between two or more data rates to match the data rate at which traffic is being generated.
- data such as multimedia streams
- data may inherently have a cyclic and/or periodic pattern.
- various aspects of the invention may be enabled to duty cycle the data rate on the link 112 to match the pattern at which the multimedia traffic may be generated.
- data arriving at the MAC from higher layers may not be inherently bursty, but may be shaped via buffering, such that it may be conveyed to the physical layer in a cyclic or periodic pattern.
- a resulting pattern of traffic out of the buffers may be determined, for example, by latency requirements of the data.
- the data rate on the link 112 may be duty cycled to match the pattern at which data is buffered and subsequently conveyed to the physical layer.
- various logic, circuitry, and/or code within the nodes 102 and 104 may be operable to duty cycle a data rate of the link 112 such that the time averaged data rate of the link 112 meets the time averaged rate at which data to be communicated over the link 112 is generated.
- the trade off between energy utilized for buffering data and energy utilized for transmitting data may be balanced so as to optimize power consumption of the nodes 102 and 104 .
- the link 112 may be operated at a maximum supported data rate for a portion of a time interval and may go to a zero data rate for a remaining portion of the time interval.
- the nodes 102 and 104 may communicate at a high(er) intermediate data rate for a portion of a time interval and may go to a low(er) intermediate data rate for a remaining portion of the time interval.
- the nodes 102 and 104 may communicate at a maximum supported data rate for a portion of a time interval and may go to a low(er) intermediate data rate for a remaining portion of the time interval.
- the nodes 102 and 104 may communicate at a high(er) intermediate data rate for a portion of a time interval and may go to zero data rate for a remaining portion of the time interval.
- the data rate on the link 112 may be controlled via one or more exemplary methods comprising: adjusting a number of active physical channels on the link 112 , adjusting a signal constellation utilized for representing data on the link 112 , reducing the number of PAM levels utilized for signaling on the link 112 , adjusting the inter-frame gap (IFG), and adjusting a symbol rate on the link 112 .
- Operating at a low(er) data rate may reduce the amount of energy consumed in generating and transmitting IDLE symbols and may additionally enable various logic, circuitry, and/or code in the nodes 102 and 104 to be disabled, slowed down, or otherwise placed into a low(er) power state.
- each of the nodes 102 and 104 may need to adjust and/or monitor various parameters and/or circuitry to account for variables such as the type of cabling over which data is being communicated and the environmental conditions (e.g. temperature) surrounding the cabling.
- This process may be referred to as “training” and may adapt a link partner to current link conditions such that reliable communications may be established on a link.
- training may comprise configuring various parameters, circuitry, and or timing loops in one or both of the nodes 102 and 104 such that the nodes 102 and 104 may be synchronized and/or reliably communicate over one or more physical channels of the link 112 .
- training may ensure reliable operation of functions such as echo cancellation, far-end crosstalk cancellation, and near-end crosstalk cancellation may be performed. Accordingly, during time periods when no data may be communicated over the link 112 , a minimal amount of logic, circuitry, and/or code in the nodes 102 and 104 may be powered up (enabled) such that a minimal amount of energy and/or information may be exchanged between the nodes 102 and 104 . This may eliminate a need for re-training upon transitioning back to the a high(er) or maximum data rate.
- FIG. 2 is a block diagram illustrating an exemplary Ethernet over twisted pair PHY device architecture comprising a multi-rate capable physical layer block, in accordance with an embodiment of the invention.
- a network node 200 which may comprises an Ethernet over twisted pair PHY device 202 , a MAC controller 204 , a host 206 , an interface 208 , and a bus controller interface 210 .
- the PHY device 202 may be an integrated device which may comprise a multi-rate capable physical layer block 212 , one or more transmitters 214 , one or more receivers 220 , a memory 216 , a memory interface 218 , and one or more input/output interfaces 222 .
- the PHY device 202 may be an integrated device that comprises a multi-rate capable physical layer block 212 , one or more transmitters 214 , one or more receivers 220 , a memory 216 , a memory interface 218 , and one or more input/output interfaces 222 .
- the operation of the PHY device 202 may be the same as or substantially similar to that of the PHY devices 110 a and 110 b disclosed in FIG. 1 .
- the PHY device 202 may provide layer 1 (physical layer) operability and/or functionality that enables communication with a remote PHY device.
- the operation of the MAC controller 204 , the host 206 , the interface 208 , and the bus controller 210 may be the same as or substantially similar to the respective MAC controllers 108 a and 108 b, hosts 106 a and 106 b, interfaces 114 a and 114 b, and bus controller interfaces 116 a and 116 b as described in FIG. 1 .
- the MAC controller 204 may comprise a multi-rate capable interface 204 a that may comprise suitable logic, circuitry, and/or code to enable communication with the PHY device 202 at a plurality of data rates via the interface 208 .
- the multi-rate capable physical layer block 212 in the PHY device 202 may comprise suitable logic, circuitry, and/or code that may enable operability and/or functionality of physical layer requirements.
- the multi-rate capable physical layer block 212 may enable generating the appropriate link discovery signaling utilized for establishing communication with a remote PHY device in a remote network node.
- the multi-rate capable physical layer block 212 may communicate with the MAC controller 204 via the interface 208 .
- the interface 208 may be a media independent interface (MII) and may be configured to utilize a plurality of serial data lanes for receiving data from the multi-rate capable physical layer block 212 and/or for transmitting data to the multi-rate capable physical layer block 212 .
- MII media independent interface
- the multi-rate capable physical layer block 212 may be configured to operate in one or more of a plurality of communication modes, where each communication mode may implement a different communication protocol. These communication modes may include, but are not limited to, Ethernet over twisted pair standards 10BASE-T, 100BASE-TX, 1000BASE-T, 10GBASE-T, and other similar protocols that utilize multiple physical channels between network nodes.
- the multi-rate capable physical layer block 212 may be configured to operate in a particular mode of operation upon initialization or during operation. For example, auto-negotiation may utilize the FLP bursts to establish a rate (e.g. 10 Mbps, 100 Mbps, 1000 Mbps, or 10 Gbps) and mode (half-duplex or full-duplex) for transmitting information,
- the multi-rate capable physical layer block 212 may be coupled to memory 216 through the memory interface 218 , which may be implemented as a serial interface or a bus.
- the memory 216 may comprise suitable logic, circuitry, and/or code that may enable storage or programming of information that includes parameters and/or code that may effectuate the operation of the multi-rate capable physical layer block 212 .
- the parameters may comprise configuration data and the code may comprise operational code such as software and/or firmware, but the information need not be limited in this regard.
- the parameters may include adaptive filter and/or block coefficients for use, for example, by the multi-rate capable physical layer block 212 and/or the hybrids 226 .
- Each of the transmitters 214 a, 214 b, 214 c, 214 d may comprise suitable logic, circuitry, and/or code that may enable transmission of data from the node 200 to a remote node via, for example, the link 112 in FIG, 1 .
- the receivers 220 a, 220 b, 220 c , 220 d may comprise suitable logic, circuitry, and/or code that may enable receiving data from a remote node.
- Each of the transmitters 214 a, 214 b, 214 c, 214 d and receivers 220 a, 220 b, 220 c, 220 d in the PHY device 202 may correspond to a physical channel that may comprise the link 112 .
- a transmitter/receiver pair may interface with each of the physical channels 224 a, 224 b, 224 c, 224 d.
- the transmitter/receiver pairs may be enabled to provide the appropriate communication rate and mode for each physical channel.
- the input/output interfaces 222 may comprise suitable logic circuitry, and/or code that may enable the PHY device 202 to impress signal information onto a physical channel, for example a twisted pair of the link 112 disclosed in FIG. 1 . Consequently, the input/output interfaces 222 may, for example, provide conversion between differential and single-ended, balanced and unbalanced, signaling methods. In this regard, the conversion may depend on the signaling method utilized by the transmitter 214 , the receiver 220 , and the type of medium of the physical channel. Accordingly, the input/output interfaces 222 may comprise one or more baluns and/or transformers and may, for example, enable transmission over a twisted pair.
- the input/output interfaces 222 may be internal or external to the PHY device 202 .
- internal may, for example, refer to being “on-chip” and/or sharing the same substrate.
- PHY device 202 comprises one or more discrete components, then “internal” may, for example, refer to being on the same printed circuit board or being within a common physical package.
- the PHY device 202 may be enabled to transmit and receive simultaneously over up to four or more physical links.
- the node 200 may comprise a number of hybrids 226 corresponding to the number of physical links.
- Each hybrid 226 may comprise suitable logic, circuitry, and/or code that may enable separating transmitted and received signals from a physical link.
- the hybrids may comprise echo cancellers, far-end crosstalk (FEXT) cancellers, and/or near-end crosstalk (NEXT) cancellers.
- Each hybrid 226 in the node 300 may be communicatively coupled to an input/output interface 222 .
- the node 200 may communicate with a remote node via the link 112 .
- the node 200 may transmit data to and receive data from a remote node via one or more of the physical channels 224 a, 224 b , 224 c, and 224 d.
- the node 200 may transmit IDLE symbols to keep itself and/or the remote partner “trained”.
- power consumption of a network may be largely independent of the amount of actual data being transmitted over the network.
- controlling the data rate over the link 112 may enable the node 200 to transmit fewer IDLE symbols and thus communicate in a more energy efficient manner.
- the node 200 may transmit data over the link 112 at different data rates during different portions of a time interval.
- the node 200 may disable, or put into a low(er) power state, one or more of the physical channels 224 , when those one or more physical channels are not required to meet current and/or future demand of the link. In this manner, transmitters 214 , receivers 220 , hybrids 226 , and/or portions of the multi-rate capable physical layer block 212 associated with the unused physical channels may be put into a low(er) power state.
- a physical channel not utilized to convey information and/or in a low(er) power state may be referred to as inactive, while a physical channel utilized to convey information and/or not in a low(er) power state may be referred to as active,
- a channel in a low(er) power state may convey little or no data, convey IDLE symbols, and/or convey other energy.
- aspects of the invention may enable placing all channels of a link into a low(er) power state.
- a data rate of a communication link may be controlled by adjusting the size of a signal constellation.
- a signal constellation utilized to transmit signals may be reduced to provide lower data rates.
- a subset of a larger signal constellation may be chosen such that encoding and decoding signals may be less hardware and/or processor intensive.
- portions of the multi-rate capable physical layer block 212 may consume less energy when encoding data utilizing a smaller or different signal constellation.
- a data rate of a communication link may be controlled by adjusting the PAM levels utilized for signaling. For example, in instances such as 10 Gbps Ethernet, where data it typically encoded utilizing a PAM-16 scheme, aspects of the invention may enable switching to PAM-8 or PAM-4 for lower data rates. In this regard, utilizing fewer PAM levels, and thus smaller voltages, may reduce power consumption in the system 200 as well as energy consumed on the link 212 .
- a data rate of a communication link may be controlled by controlling the inter-frame gap time or inter-packet gap (IPG) time.
- IPG inter-packet gap
- FIG. 3A is a diagram illustrating duty cycling a data rate of a network link between a zero data rate and a maximum supported data rate of the link, in accordance with an embodiment of the invention.
- a graph 302 depicting data being generated and a graph 304 depicting a corresponding duty cycled data rate on an associated link.
- the data may be generated in one or more nodes which may communicate over a common link, such as the nodes 102 and 104 .
- FIG. 3A depicts the link 112 being duty cycled between two data rates, the invention is not limited in this regard and the link may be duty cycled utilizing three or more data rates.
- FIG. 3A depicts the data rate transitioning between data rates three times per time interval, the inventions is not so limited and may transition between data rates any number of times during a time interval.
- data to be communicated over the link 112 may be generated at 25% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be zero for 75% of time interval t 1 and may be 100% of the maximum data rate for 25% of time interval t 1 .
- data to be communicated over the link 112 may be generated at 50% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be zero for 50% of time interval t 2 and may be 100% of the maximum data rate for 50% of time interval t 2 .
- data to be communicated over the link 112 may be generated at 75% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be zero for 25% of time interval t 2 and may be 100% of the maximum data rate for 75% of time interval t 3 .
- data to be communicated over the link 112 may be generated at 50% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be zero for 50% of time interval t 4 and may be 100% of the maximum data rate for 50% of time interval t 4 .
- data to be communicated over the link 112 may be generated at 25% of the maximum data rate supported by the link 112 . Accordingly, during time interval t 5 , the data rate of the link 112 may be zero for 75% of time interval t 5 and may be 100% of the maximum data rate for 25% of time interval t 5 .
- FIG. 3B is a diagram illustrating duty cycling a data rate of a network link between a zero data rate and an intermediate supported data rate of the link, in accordance with an embodiment of the invention.
- a graph 306 depicting data being generated and a graph 308 depicting a corresponding duty cycled data rate on an associated link.
- the data may be generated in one or more nodes which may communicate over a common link, such as the nodes 102 and 104 .
- FIG. 3B depicts the link 112 being duty cycled between two data rates, the invention is not limited in this regard and the link may be duty cycled utilizing three or more data rates.
- FIG. 3B depicts the data rate transitioning between data rates three times per time interval, the inventions is not so limited and may transition between data rates any number of times during a time interval.
- the intermediate data rate may be determined based on the maximum rate, or maximum expected rate, at which data may be generated by nodes communicatively coupled to the link.
- the maximum rate at which data may be generated for communication over the link 112 may be 75%.
- data to be communicated over the link 112 may be generated at 25% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be zero for 661 ⁇ 3% of time interval t 1 and may be 75% of the maximum data rate for 331 ⁇ 3% of time interval t 1 .
- data to be communicated over the link 112 may be generated at 50% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be zero for 331 ⁇ 3% of time interval t 2 and may be 75% of the maximum data rate for 661 ⁇ 3% of time interval t 2 .
- data to be communicated over the link 112 may be generated at 75% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 75% of the maximum data rate for the duration of time interval t 3 .
- data to be communicated over the link 112 may be generated at 50% of the maximum data rate supported by the link 112 . Accordingly, during time interval t 4 , the data rate of the link 112 may be zero for 331 ⁇ 3% of time interval t 4 and may be 75% of the maximum data rate for 661 ⁇ 3% of time interval t 4 .
- data to be communicated over the link 112 may be generated at 25% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be zero for 661 ⁇ 3% of time interval t 5 and may be 75% of the maximum data rate for 331 ⁇ 3% of time interval t 5 .
- FIG. 3C is a diagram illustrating duty cycling a data rate of a network link between a first intermediate supported data rate of the link and a second intermediate supported data rate of the link, in accordance with an embodiment of the invention.
- a graph 310 depicting data being generated and a graph 312 depicting a corresponding duty cycled data rate on an associated link.
- the data may be generated in one or more nodes, which may communicate over a common link, such as the nodes 102 and 104 .
- FIG. 3C depicts the link 112 being duty cycled between two data rates, the invention is not limited in this regard and the link may be duty cycled utilizing three or more data rates.
- FIG. 3C depicts the data rate transitioning between data rates three times per time interval, the inventions is not so limited and may transition between data rates any number of times during a time interval.
- the first intermediate data rate may be determined based on the minimum rate, or minimum expected rate, at which data may be generated by nodes communicatively coupled to the link 112 .
- the minimum rate at which data may be generated for communication over the link 112 may be 25%.
- the second intermediate data rate may be determined based on the maximum rate at which data may be generated or expected to be generated by nodes communicatively coupled to the link 112 .
- the maximum rate at which data may be generated for communication over the link 112 may be 75%.
- data to be communicated over the link 112 may be generated at 25% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 25% of the maximum data rate for the duration of time interval t 1 .
- data to be communicated over the link 112 may be generated at 50% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 25% for 50% of time interval t 2 and may be 75% of the maximum data rate for 50% of time interval t 2 .
- data to be communicated over the link 112 may be generated at 75% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 75% for the duration of time interval t 3 .
- data to be communicated over the link 112 may be generated at 50% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 25% for 50% of time interval t 4 and may be 75% of the maximum data rate for 50% of time interval t 4 .
- data to be communicated over the link 112 may be generated at 25% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 25% of the maximum data rate for the duration of time interval t 5 .
- FIG. 3D is a diagram illustrating duty cycling a data rate of a network link between an intermediate supported data rate of the link and a maximum supported data rate of the link, in accordance with an embodiment of the invention.
- a graph 314 depicting data being generated and a graph 316 depicting a corresponding duty cycled data rate on an associated link.
- the data may be generated in one or more nodes which may communicate over a common link, such as the nodes 102 and 104 .
- FIG. 3D depicts the link 112 being duty cycled between two data rates, the invention is not limited in this regard and the link may be duty cycled utilizing three or more data rates.
- FIG. 3D depicts the data rate transitioning between data rates three times per time interval, the inventions is not so limited and may transition between data rates any number of times during a time interval.
- the intermediate data rate may be determined based on the minimum rate, or minimum expected rate, at which data may be generated by nodes communicatively coupled to the link.
- the minimum rate at which data may be generated for communication over the link 112 may be 25%.
- data to be communicated over the link 112 may be generated at 25% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 25% of the maximum data rate for the duration of time interval t 1 .
- data to be communicated over the link 112 may be generated at 50% of the maximum data rate supported by the link 112 . Accordingly, during time interval t 2 , the data rate of the link 112 may be 25% of the maximum supported data rate for 661 ⁇ 3% of time interval t 2 and may be 100% of the maximum data rate for 331 ⁇ 3% of time interval t 2 .
- data to be communicated over the link 112 may be generated at 75% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 25% of the maximum data rate for 331 ⁇ 3% of time interval t 3 and may be 100% of the maximum supported data rate for 661 ⁇ 3% of time interval t 3 .
- data to be communicated over the link 112 may be generated at 50% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 25% of the maximum supported data rate for 661 ⁇ 3% of time interval t 4 and may be 100% of the maximum data rate for 331 ⁇ 3% of time interval t 4 .
- data to be communicated over the link 112 may be generated at 25% of the maximum data rate supported by the link 112 . Accordingly, the data rate of the link 112 may be 25% of the maximum data rate for the duration of time interval t 5 .
- FIG. 3E is a diagram illustrating duty cycling a data rate of a network link which carries traffic with varying latency sensitivities, in accordance with an embodiment of the invention.
- a graph 318 depicting data being generated and a graph 320 depicting a corresponding duty cycled data rate on an associated link.
- the data may be generated in one or more nodes which communicate over a common link, such as the nodes 102 and 104 .
- the data may be generated in one or more nodes which may communicate over a common link, such as the nodes 102 and 104
- the data generated for communication over a network link may comprise data, such as a multimedia stream, that may be relatively sensitive to latency and data, such as general web traffic, that may be relatively insensitive to latency.
- a first duty cycling, with period T 1 may be utilized for communicating the latency sensitive traffic over a network link.
- a second duty cycling, with period T 2 may be utilized for communicating the latency insensitive traffic over a network link.
- the latency sensitive traffic may be communicated in more frequent but shorter bursts whereas the latency insensitive traffic may be communicated in longer but less frequent bursts.
- Combining graphs 320 and 322 may thus result in graph 324 illustrating the duty cycling of a data rate to communicate traffic with varying latency tolerance over a common link.
- FIG. 4 is a flow chart illustrating exemplary steps for duty cycling a data rate of a network link, in accordance with an embodiment of the invention.
- the exemplary steps may advance to step 404 .
- the nodes 102 and 104 communicatively coupled via the network link 102 may each determine an amount and/or type of data being generated for communication over the link 112 .
- the average data rate may be determined and/or predicted based, for example, on past traffic statistics and/or programs running on the nodes.
- the exemplary steps may advance to step 406 .
- the nodes 102 and 104 may determine a duty cycling period based on a variety of factors such as the type of data being communicated on the link, a maximum data rate of the link, buffer sizes, and an amount of time it takes the nodes to transition between data rates.
- controlling the data rates and the duty cycle period may enable achieving a wide range of average data rates with great resolution.
- the average data rate over a time interval T 1 may be determined as follows:
- D is the average data rate of the link during the interval T 1
- D 1a is the data rate on the link during a first portion, t 1 a , of the time interval T 1
- D 1 b is the data rate on the link during a remaining portion, t 1 b , of the time interval T 1 .
- step 408 it may be determined how to achieve the data rates determined in step 406 .
- exemplary techniques for controlling the data rate may comprise one or more of adjusting a number of active physical channels on the link 112 , adjusting a signal constellation utilized for representing data on the link 112 , reducing the number of PAM levels utilized for signaling on the link 112 , adjusting the inter-frame gap (IFG), and adjusting a symbol rate on the link 112 .
- the exemplary steps may return to step 404 .
- a data rate on a network link 112 may be duty cycled based on characteristics of data communicated over it such that data may be communicated over the link at a first data rate for a first portion of a specified time interval and may be communicated over the link at a second data rate for a second portion of the specified time interval.
- the duration of each portion of the time interval and/or the data rate during each portion of the time interval may be adjusted to control the duty cycling.
- Exemplary characteristics may comprise an amount of, a type of, and/or an application associated with, the data communicated over the network.
- the first data rate may be a zero data rate.
- the second data rate may be a maximum data rate supported by the network link.
- the data rate may be controlled by adjusting one or more of a number of active physical channels in the network link, a signal constellation utilized for representing data on the network link, a number of pulse amplitude modulation levels utilized for signaling on the network link, and one or more inter-frame gaps on the network link. Power consumed in a device connected to the network link may be controlled based on the duty cycling of the link. In this regard, various components in the device may be powered up and/or down during the first and/or second portions of the time interval.
- Another embodiment of the invention may provide a machine and/or computer readable storage and/or medium, having stored thereon, a machine code and/or a computer program having at least one code section executable by a machine and/or a computer, thereby causing the machine and/or computer to perform the steps as described herein for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link.
- the present invention may be realized in hardware, software, or a combination of hardware and software.
- the present invention may be realized in a centralized fashion in at least one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited.
- a typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
- the present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods.
- Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Communication Control (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
- This patent application makes reference to, claims priority to and claims benefit from:
- U.S. Provisional Patent Application Ser. No. 61/014,253 filed on Dec. 17, 2007;
- U.S. Provisional Patent Application Ser. No. 61/014,265 filed on Dec. 17, 2007;
- U.S. Provisional Patent Application Ser. No. 61/014,278 filed on Dec. 17, 2007; and
- U.S. Provisional Patent Application Ser. No. 61/014,293 filed on Dec. 17, 2007.
- This patent application also makes reference to:
- U.S. patent application Ser. No. ______ (Attorney Docket No. 19268US01) filed on even date herewith;
- U.S. patent application Ser. No. ______ (Attorney Docket No. 19270US01) filed on even date herewith; and
- U.S. patent application Ser. No. ______ (Attorney Docket No. 19271US01) filed on even date herewith.
- Each of the above stated applications is hereby incorporated herein by reference in its entirety.
- Certain embodiments of the invention relate to a method and system for networking. More specifically, certain embodiments of the invention relate to a method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link.
- With the increasing popularity of electronics such as desktop computers, laptop computers, and handheld devices such as smart phones and PDA's, communication networks, and in particular Ethernet networks, are becoming an increasingly popular means of exchanging data of various types and sizes for a variety of applications. In this regard, Ethernet networks are increasingly being utilized to carry, for example, voice, data, and multimedia. Accordingly more and more devices are being equipped to interface to Ethernet networks.
- As the number of devices connected to data networks increases and higher data rates are required, there is a growing need for new transmission technologies which enable higher data rates. Conventionally, however, increased data rates often results in significant increases in power consumption. In this regard, as an increasing number of portable and/or handheld devices are enabled for Ethernet communications, battery life may be a concern when communicating over Ethernet networks. Accordingly, ways of reducing power consumption when communicating over Ethernet networks may be needed.
- Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present invention as set forth in the remainder of the present application with reference to the drawings.
- A system and/or method is provided for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- These and other advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.
-
FIG. 1 is a block diagram illustrating an Ethernet connection between two network nodes, in accordance with an embodiment of the invention. -
FIG. 2 is a block diagram illustrating an exemplary Ethernet over twisted pair PHY device architecture comprising a multi-rate capable physical layer block, in accordance with an embodiment of the invention. -
FIG. 3A is a diagram illustrating duty cycling a data rate of a network link between a zero data rate and a maximum supported data rate of the link, in accordance with an embodiment of the invention. -
FIG. 3B is a diagram illustrating duty cycling a data rate of a network link between a zero data rate and an intermediate supported data rate of the link, in accordance with an embodiment of the invention. -
FIG. 3C is a diagram illustrating duty cycling a data rate of a network link between a first intermediate supported data rate of the link and a second intermediate supported data rate of the link, in accordance with an embodiment of the invention. -
FIG. 3D is a diagram illustrating duty cycling a data rate of a network link between an intermediate supported data rate of the link and a maximum supported data rate of the link, in accordance with an embodiment of the invention. -
FIG. 3E is a diagram illustrating duty cycling a data rate of a network link which carries traffic with varying latency sensitivities, in accordance with an embodiment of the invention. -
FIG. 4 is a flow chart illustrating exemplary steps for duty cycling a data rate of a network link, in accordance with an embodiment of the invention. - Certain embodiments of the invention may be found in a method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link. In certain embodiments of the invention, a network link may be duty cycled based on characteristics of data communicated over it such that data may be communicated over the link at a first data rate for a first portion of a specified time interval and may be communicated over the link at a second data rate for a second portion of the specified time interval. The duration of each portion of the time interval and/or the data rate during each portion of the time interval may be adjusted to control the duty cycling. The characteristics may comprise an amount of, a type of, and/or an application associated with, the data communicated over the network. The first data rate may be a zero data rate and the second data rate may be a maximum data rate that may be supported by the network link. The data rate may be controlled by adjusting a number of active physical channels in the network link, a signal constellation utilized for representing data on the network link, a number of pulse amplitude modulation levels utilized for signaling on the network link, and/or one or more inter-frame gaps on the network link. Power consumed in a device connected to the network link may be controlled based on the duty cycling of the link. In this regard, components in the device may be powered down during the first portion of the time interval.
-
FIG. 1 is a block diagram illustrating an Ethernet connection between two network nodes, in accordance with an embodiment of the invention. Referring toFIG. 1 , there is shown anetwork 100 that comprisesnetwork nodes FIG. 1 , aspects of the invention may be utilized in networks of any size, topology, and/or technology. Thenodes link 112. Thelink 112 may comprise up to four or more physical channels, each of which may, for example, comprise an unshielded twisted pair (UTP). Thenodes link 112. For example, Ethernet over twisted pair standards 10BASE-T and 100BASE-TX may utilize two pairs of UTP while Ethernet over twisted pair standards 1000BASE-T and 10GBASE-T may utilize four pairs of UTP. In this regard, however, aspects of the invention may enable varying the number of physical channels via which data is communicated. - In an exemplary embodiment of the invention, the
nodes 102 and/or 104 may comprise a twisted pair PHY capable of operating at one or more standard rates such as 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps (10BASE-T, 100GBASE-TX, 1GBASE-T, and/or 10GBASE-T); potentially standardized rates such as 40 Gbps and 100 Gbps; and/or non-standard rates such as 2.5 Gbps and 5 Gbps. - In an exemplary embodiment of the invention, the
nodes 102 and/or 104 may comprise a backplane PHY capable of operating at one or more standard rates such as 10 Gbps (10GBASE-KX4 and/or 10GBASE-KR); and/or non-standard rates such as 2.5 Gbps and 5 Gbps. - In an exemplary embodiment of the invention, the
nodes 102 and/or 104 may comprise an optical PHY capable of operating at one or more standard rates such as 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps; potentially standardized rates such as 40 Gbps and 100 Gbps; and/or non-standardized rates such as 2.5 Gbps and 5 Gbps. In this regard, the optical PHY may be a passive optical network (PON) PHY. - In addition, the link partners,
node 102 and/or 104 may support multi-lane topologies such as 40 Gbps CR4, ER4, KR4; 100 Gbps CR10, SR10 and/or 10 Gbps LX4 and CX4. Also, serial electrical and copper single channel technologies such as KX, KR, SR, LR, LRM, SX, LX, CX, BX10, LX10 may be supported. Non standard speeds and non-standard technologies, for example, single channel, two channel or four channels may also be supported. More over, TDM technologies such as PON at various speeds may be supported by thelink partner nodes 102 and/or 104. - The
node 102 may comprise ahost 106 a, a medium access control (MAC)controller 108 a, and a PHY device 104 a. Thenode 104 may comprise ahost 106 b, aMAC controller 108 b, and aPHY device 110 b. Notwithstanding, the invention is not limited in this regard. Thenodes nodes link 112. In this regard, each network port may comprise suitable logic, circuitry, and/or code operable to enable transmission and/or reception of data over a corresponding network link, such as thelink 112. In thenetwork nodes FIG. 1 , each of thenodes - In various embodiments of the invention, the
node 102 and/or 104 may comprise, for example, networking devices such as personal computers, handheld devices, servers, switches, routers, and bridges. In various embodiments of the invention, thenode 102 and/or 104 may comprise, for example, A/V equipment such as microphones, instruments, sound boards, sound cards, video cameras, media players, graphics cards, or other audio and/or video devices. Additionally, thenodes - The
PHY devices node 102 and thenode 104. ThePHY devices PHY devices PHY devices PHY devices PHY devices node 102 and thenode 104 by utilizing a link discovery signaling (LDS) operation that enables detection of active operations in the other node. In this regard the LDS operation may be configured for supporting a standard Ethernet operation and/or an extended range Ethernet operation. ThePHY devices - In various embodiments of the invention, the
PHY devices - The data transmitted and/or received by the
PHY devices layer 1, or physical layer, may provide services to layer 2 and layer 2 may provide services to layer 3. The data transmitted may comprise frames of Ethernet media independent interface (MII) data which may be delimited by start of stream and end of stream delimiters, for example. - In an exemplary embodiment of the invention illustrated in FIG, 1, the
hosts MAC controllers PHY devices layer 1 or the physical layer. In this regard, thePHY devices hosts link 112. Since each layer in the OSI model provides a service to the immediately higher interfacing layer, theMAC controllers hosts PHY devices - The
PHY devices PHY devices MAC controllers PHY devices link 112 and/or to decode data packets received from thelink 112. - The
MAC controller 108 a may comprise suitable logic, circuitry, and/or code that may enable handling of data link layer, layer 2, operability and/or functionality in thenode 102. Similarly, theMAC controller 108 b may comprise suitable logic, circuitry, and/or code that may enable handling of layer 2 operability and/or functionality in thenode 104. TheMAC controllers - The
MAC controller 108 a may communicate with thePHY device 110 a via aninterface 114 a and with thehost 106 a via abus controller interface 116 a. TheMAC controller 108 b may communicate with thePHY device 110 b via aninterface 114 b and with thehost 106 b via abus controller interface 116 b. Theinterfaces interfaces - In operation, the amount of data generated by the node(s) 102 and/or 104 during a given time interval may be significantly less than a maximum data rate at which the
nodes link 112. Consequently, continuously operating thelink 112 at its maximum data rate may be inefficient in terms of energy consumption due, at least in part, to IDLE symbols being transmitted on the link for significant period of time and due to logic, circuitry, and/or code in the node(s) 102 and/or 104 being continuously operated in a state to support the maximum data rate of the link. Thus, certain aspects of the invention may enable improving the power efficiency of thenetwork 100 by duty cycling the data rate of thelink 112 between two or more data rates to match the data rate at which traffic is being generated. - In some instances, data, such as multimedia streams, may inherently have a cyclic and/or periodic pattern. Accordingly, various aspects of the invention may be enabled to duty cycle the data rate on the
link 112 to match the pattern at which the multimedia traffic may be generated. In some instances, data arriving at the MAC from higher layers may not be inherently bursty, but may be shaped via buffering, such that it may be conveyed to the physical layer in a cyclic or periodic pattern. In such instances, a resulting pattern of traffic out of the buffers may be determined, for example, by latency requirements of the data. Accordingly, the data rate on thelink 112 may be duty cycled to match the pattern at which data is buffered and subsequently conveyed to the physical layer. Thus, various logic, circuitry, and/or code within thenodes link 112 such that the time averaged data rate of thelink 112 meets the time averaged rate at which data to be communicated over thelink 112 is generated. In various embodiments of the invention, the trade off between energy utilized for buffering data and energy utilized for transmitting data may be balanced so as to optimize power consumption of thenodes - In an exemplary embodiment of the invention, the
link 112 may be operated at a maximum supported data rate for a portion of a time interval and may go to a zero data rate for a remaining portion of the time interval. In another exemplary embodiment of the invention, thenodes nodes nodes link 112 may be controlled via one or more exemplary methods comprising: adjusting a number of active physical channels on thelink 112, adjusting a signal constellation utilized for representing data on thelink 112, reducing the number of PAM levels utilized for signaling on thelink 112, adjusting the inter-frame gap (IFG), and adjusting a symbol rate on thelink 112. Operating at a low(er) data rate may reduce the amount of energy consumed in generating and transmitting IDLE symbols and may additionally enable various logic, circuitry, and/or code in thenodes - To ensure reliable communications over the
link 112, each of thenodes nodes nodes link 112. In this manner, training may ensure reliable operation of functions such as echo cancellation, far-end crosstalk cancellation, and near-end crosstalk cancellation may be performed. Accordingly, during time periods when no data may be communicated over thelink 112, a minimal amount of logic, circuitry, and/or code in thenodes nodes -
FIG. 2 is a block diagram illustrating an exemplary Ethernet over twisted pair PHY device architecture comprising a multi-rate capable physical layer block, in accordance with an embodiment of the invention. Referring toFIG. 2 , there is shown anetwork node 200 which may comprises an Ethernet over twistedpair PHY device 202, aMAC controller 204, ahost 206, aninterface 208, and abus controller interface 210. ThePHY device 202 may be an integrated device which may comprise a multi-rate capablephysical layer block 212, one or more transmitters 214, one or more receivers 220, amemory 216, amemory interface 218, and one or more input/output interfaces 222. - The
PHY device 202 may be an integrated device that comprises a multi-rate capablephysical layer block 212, one or more transmitters 214, one or more receivers 220, amemory 216, amemory interface 218, and one or more input/output interfaces 222. The operation of thePHY device 202 may be the same as or substantially similar to that of thePHY devices FIG. 1 . In this regard, thePHY device 202 may provide layer 1 (physical layer) operability and/or functionality that enables communication with a remote PHY device. Similarly, the operation of theMAC controller 204, thehost 206, theinterface 208, and thebus controller 210 may be the same as or substantially similar to therespective MAC controllers FIG. 1 . TheMAC controller 204 may comprise a multi-ratecapable interface 204 a that may comprise suitable logic, circuitry, and/or code to enable communication with thePHY device 202 at a plurality of data rates via theinterface 208. - The multi-rate capable
physical layer block 212 in thePHY device 202 may comprise suitable logic, circuitry, and/or code that may enable operability and/or functionality of physical layer requirements. In this regard, the multi-rate capablephysical layer block 212 may enable generating the appropriate link discovery signaling utilized for establishing communication with a remote PHY device in a remote network node. The multi-rate capablephysical layer block 212 may communicate with theMAC controller 204 via theinterface 208. In one aspect of the invention, theinterface 208 may be a media independent interface (MII) and may be configured to utilize a plurality of serial data lanes for receiving data from the multi-rate capablephysical layer block 212 and/or for transmitting data to the multi-rate capablephysical layer block 212. The multi-rate capablephysical layer block 212 may be configured to operate in one or more of a plurality of communication modes, where each communication mode may implement a different communication protocol. These communication modes may include, but are not limited to, Ethernet over twisted pair standards 10BASE-T, 100BASE-TX, 1000BASE-T, 10GBASE-T, and other similar protocols that utilize multiple physical channels between network nodes. The multi-rate capablephysical layer block 212 may be configured to operate in a particular mode of operation upon initialization or during operation. For example, auto-negotiation may utilize the FLP bursts to establish a rate (e.g. 10 Mbps, 100 Mbps, 1000 Mbps, or 10 Gbps) and mode (half-duplex or full-duplex) for transmitting information, - The multi-rate capable
physical layer block 212 may be coupled tomemory 216 through thememory interface 218, which may be implemented as a serial interface or a bus. Thememory 216 may comprise suitable logic, circuitry, and/or code that may enable storage or programming of information that includes parameters and/or code that may effectuate the operation of the multi-rate capablephysical layer block 212. The parameters may comprise configuration data and the code may comprise operational code such as software and/or firmware, but the information need not be limited in this regard. Moreover, the parameters may include adaptive filter and/or block coefficients for use, for example, by the multi-rate capablephysical layer block 212 and/or the hybrids 226. - Each of the
transmitters node 200 to a remote node via, for example, thelink 112 in FIG, 1. Thereceivers transmitters receivers PHY device 202 may correspond to a physical channel that may comprise thelink 112. In this manner, a transmitter/receiver pair may interface with each of thephysical channels - The input/
output interfaces 222 may comprise suitable logic circuitry, and/or code that may enable thePHY device 202 to impress signal information onto a physical channel, for example a twisted pair of thelink 112 disclosed inFIG. 1 . Consequently, the input/output interfaces 222 may, for example, provide conversion between differential and single-ended, balanced and unbalanced, signaling methods. In this regard, the conversion may depend on the signaling method utilized by the transmitter 214, the receiver 220, and the type of medium of the physical channel. Accordingly, the input/output interfaces 222 may comprise one or more baluns and/or transformers and may, for example, enable transmission over a twisted pair. Additionally, the input/output interfaces 222 may be internal or external to thePHY device 202. In this regard, if thePHY device 202 comprises an integrated circuit, then “internal” may, for example, refer to being “on-chip” and/or sharing the same substrate. Similarly, if thePHY device 202 comprises one or more discrete components, then “internal” may, for example, refer to being on the same printed circuit board or being within a common physical package. - The
PHY device 202 may be enabled to transmit and receive simultaneously over up to four or more physical links. Accordingly, thenode 200 may comprise a number of hybrids 226 corresponding to the number of physical links. Each hybrid 226 may comprise suitable logic, circuitry, and/or code that may enable separating transmitted and received signals from a physical link. For example, the hybrids may comprise echo cancellers, far-end crosstalk (FEXT) cancellers, and/or near-end crosstalk (NEXT) cancellers. Each hybrid 226 in the node 300 may be communicatively coupled to an input/output interface 222. - In operation, the
node 200 may communicate with a remote node via thelink 112. For example, for 10 Gbps Ethernet, thenode 200 may transmit data to and receive data from a remote node via one or more of thephysical channels node 200 to transmit, then it may transmit IDLE symbols to keep itself and/or the remote partner “trained”. In this manner, power consumption of a network may be largely independent of the amount of actual data being transmitted over the network. Accordingly, controlling the data rate over thelink 112 may enable thenode 200 to transmit fewer IDLE symbols and thus communicate in a more energy efficient manner. In this regard, thenode 200 may transmit data over thelink 112 at different data rates during different portions of a time interval. - In various embodiments of the invention, the
node 200 may disable, or put into a low(er) power state, one or more of the physical channels 224, when those one or more physical channels are not required to meet current and/or future demand of the link. In this manner, transmitters 214, receivers 220, hybrids 226, and/or portions of the multi-rate capablephysical layer block 212 associated with the unused physical channels may be put into a low(er) power state. A physical channel not utilized to convey information and/or in a low(er) power state may be referred to as inactive, while a physical channel utilized to convey information and/or not in a low(er) power state may be referred to as active, In various embodiments of the invention, a channel in a low(er) power state may convey little or no data, convey IDLE symbols, and/or convey other energy. In some instances, aspects of the invention may enable placing all channels of a link into a low(er) power state. - In various embodiments of the invention, a data rate of a communication link may be controlled by adjusting the size of a signal constellation. In this regard, a signal constellation utilized to transmit signals may be reduced to provide lower data rates. For example, a subset of a larger signal constellation may be chosen such that encoding and decoding signals may be less hardware and/or processor intensive. In this manner, portions of the multi-rate capable
physical layer block 212 may consume less energy when encoding data utilizing a smaller or different signal constellation. - In various embodiments of the invention, a data rate of a communication link may be controlled by adjusting the PAM levels utilized for signaling. For example, in instances such as 10 Gbps Ethernet, where data it typically encoded utilizing a PAM-16 scheme, aspects of the invention may enable switching to PAM-8 or PAM-4 for lower data rates. In this regard, utilizing fewer PAM levels, and thus smaller voltages, may reduce power consumption in the
system 200 as well as energy consumed on thelink 212. - In various embodiments of the invention, a data rate of a communication link may be controlled by controlling the inter-frame gap time or inter-packet gap (IPG) time. In this regard, increasing the IFG may reduce the data rate while decreasing the IFG may increase the data rate.
-
FIG. 3A is a diagram illustrating duty cycling a data rate of a network link between a zero data rate and a maximum supported data rate of the link, in accordance with an embodiment of the invention. Referring toFIG. 3A , there is shown agraph 302 depicting data being generated and agraph 304 depicting a corresponding duty cycled data rate on an associated link. The data may be generated in one or more nodes which may communicate over a common link, such as thenodes FIG. 3A depicts thelink 112 being duty cycled between two data rates, the invention is not limited in this regard and the link may be duty cycled utilizing three or more data rates. Additionally, althoughFIG. 3A depicts the data rate transitioning between data rates three times per time interval, the inventions is not so limited and may transition between data rates any number of times during a time interval. - During the exemplary time interval t1, data to be communicated over the
link 112 may be generated at 25% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be zero for 75% of time interval t1 and may be 100% of the maximum data rate for 25% of time interval t1. - During the exemplary time interval t2, data to be communicated over the
link 112 may be generated at 50% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be zero for 50% of time interval t2 and may be 100% of the maximum data rate for 50% of time interval t2. - During the exemplary time interval t3, data to be communicated over the
link 112 may be generated at 75% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be zero for 25% of time interval t2 and may be 100% of the maximum data rate for 75% of time interval t3. - During the exemplary time interval t4, data to be communicated over the
link 112 may be generated at 50% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be zero for 50% of time interval t4 and may be 100% of the maximum data rate for 50% of time interval t4. - During the exemplary time interval t5, data to be communicated over the
link 112 may be generated at 25% of the maximum data rate supported by thelink 112. Accordingly, during time interval t5, the data rate of thelink 112 may be zero for 75% of time interval t5 and may be 100% of the maximum data rate for 25% of time interval t5. -
FIG. 3B is a diagram illustrating duty cycling a data rate of a network link between a zero data rate and an intermediate supported data rate of the link, in accordance with an embodiment of the invention. Referring toFIG. 3B , there is shown agraph 306 depicting data being generated and agraph 308 depicting a corresponding duty cycled data rate on an associated link. The data may be generated in one or more nodes which may communicate over a common link, such as thenodes FIG. 3B depicts thelink 112 being duty cycled between two data rates, the invention is not limited in this regard and the link may be duty cycled utilizing three or more data rates. Additionally, althoughFIG. 3B depicts the data rate transitioning between data rates three times per time interval, the inventions is not so limited and may transition between data rates any number of times during a time interval. - The intermediate data rate may be determined based on the maximum rate, or maximum expected rate, at which data may be generated by nodes communicatively coupled to the link. In the exemplary embodiment of the invention depicted, the maximum rate at which data may be generated for communication over the
link 112 may be 75%. - During the exemplary time interval t1, data to be communicated over the
link 112 may be generated at 25% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be zero for 66⅓% of time interval t1 and may be 75% of the maximum data rate for 33⅓% of time interval t1. - During the exemplary time intervals t2, data to be communicated over the
link 112 may be generated at 50% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be zero for 33⅓% of time interval t2 and may be 75% of the maximum data rate for 66⅓% of time interval t2. - During the exemplary time interval t3, data to be communicated over the
link 112 may be generated at 75% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 75% of the maximum data rate for the duration of time interval t3. - During the exemplary time intervals t4, data to be communicated over the
link 112 may be generated at 50% of the maximum data rate supported by thelink 112. Accordingly, during time interval t4, the data rate of thelink 112 may be zero for 33⅓% of time interval t4 and may be 75% of the maximum data rate for 66⅓% of time interval t4. - During the exemplary time interval t5, data to be communicated over the
link 112 may be generated at 25% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be zero for 66⅓% of time interval t5 and may be 75% of the maximum data rate for 33⅓% of time interval t5. -
FIG. 3C is a diagram illustrating duty cycling a data rate of a network link between a first intermediate supported data rate of the link and a second intermediate supported data rate of the link, in accordance with an embodiment of the invention. Referring toFIG. 3C , there is shown agraph 310 depicting data being generated and agraph 312 depicting a corresponding duty cycled data rate on an associated link. The data may be generated in one or more nodes, which may communicate over a common link, such as thenodes FIG. 3C depicts thelink 112 being duty cycled between two data rates, the invention is not limited in this regard and the link may be duty cycled utilizing three or more data rates. Additionally, althoughFIG. 3C depicts the data rate transitioning between data rates three times per time interval, the inventions is not so limited and may transition between data rates any number of times during a time interval. - The first intermediate data rate may be determined based on the minimum rate, or minimum expected rate, at which data may be generated by nodes communicatively coupled to the
link 112. In the exemplary embodiment of the invention depicted inFIG. 3C , the minimum rate at which data may be generated for communication over thelink 112 may be 25%. Similarly, the second intermediate data rate may be determined based on the maximum rate at which data may be generated or expected to be generated by nodes communicatively coupled to thelink 112. In the exemplary embodiment of the invention depicted, the maximum rate at which data may be generated for communication over thelink 112 may be 75%. - During the exemplary time interval t1, data to be communicated over the
link 112 may be generated at 25% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 25% of the maximum data rate for the duration of time interval t1. - During the exemplary time intervals t2, data to be communicated over the
link 112 may be generated at 50% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 25% for 50% of time interval t2 and may be 75% of the maximum data rate for 50% of time interval t2. - During the exemplary time interval t3, data to be communicated over the
link 112 may be generated at 75% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 75% for the duration of time interval t3. - During the exemplary time intervals t4, data to be communicated over the
link 112 may be generated at 50% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 25% for 50% of time interval t4 and may be 75% of the maximum data rate for 50% of time interval t4. - During the exemplary time interval t5, data to be communicated over the
link 112 may be generated at 25% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 25% of the maximum data rate for the duration of time interval t5. -
FIG. 3D is a diagram illustrating duty cycling a data rate of a network link between an intermediate supported data rate of the link and a maximum supported data rate of the link, in accordance with an embodiment of the invention. Referring toFIG. 3D , there is shown agraph 314 depicting data being generated and agraph 316 depicting a corresponding duty cycled data rate on an associated link. The data may be generated in one or more nodes which may communicate over a common link, such as thenodes FIG. 3D depicts thelink 112 being duty cycled between two data rates, the invention is not limited in this regard and the link may be duty cycled utilizing three or more data rates. Additionally, althoughFIG. 3D depicts the data rate transitioning between data rates three times per time interval, the inventions is not so limited and may transition between data rates any number of times during a time interval. - The intermediate data rate may be determined based on the minimum rate, or minimum expected rate, at which data may be generated by nodes communicatively coupled to the link. In the exemplary embodiment of the invention depicted in
FIG. 3D , the minimum rate at which data may be generated for communication over thelink 112 may be 25%. - During time interval t1, data to be communicated over the
link 112 may be generated at 25% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 25% of the maximum data rate for the duration of time interval t1. - During the exemplary time interval t2, data to be communicated over the
link 112 may be generated at 50% of the maximum data rate supported by thelink 112. Accordingly, during time interval t2, the data rate of thelink 112 may be 25% of the maximum supported data rate for 66⅓% of time interval t2 and may be 100% of the maximum data rate for 33⅓% of time interval t2. - During the exemplary time interval t3, data to be communicated over the
link 112 may be generated at 75% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 25% of the maximum data rate for 33⅓% of time interval t3 and may be 100% of the maximum supported data rate for 66⅓% of time interval t3. - During the exemplary time interval t4, data to be communicated over the
link 112 may be generated at 50% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 25% of the maximum supported data rate for 66⅓% of time interval t4 and may be 100% of the maximum data rate for 33⅓% of time interval t4. - During the exemplary time interval t5, data to be communicated over the
link 112 may be generated at 25% of the maximum data rate supported by thelink 112. Accordingly, the data rate of thelink 112 may be 25% of the maximum data rate for the duration of time interval t5. -
FIG. 3E is a diagram illustrating duty cycling a data rate of a network link which carries traffic with varying latency sensitivities, in accordance with an embodiment of the invention. Referring toFIG. 3 there is shown agraph 318 depicting data being generated and agraph 320 depicting a corresponding duty cycled data rate on an associated link. The data may be generated in one or more nodes which communicate over a common link, such as thenodes nodes - As illustrated in
graph 318, the data generated for communication over a network link may comprise data, such as a multimedia stream, that may be relatively sensitive to latency and data, such as general web traffic, that may be relatively insensitive to latency. As illustrated ingraph 320, a first duty cycling, with period T1, may be utilized for communicating the latency sensitive traffic over a network link. As illustrated ingraph 322, a second duty cycling, with period T2, may be utilized for communicating the latency insensitive traffic over a network link. In this manner, the latency sensitive traffic may be communicated in more frequent but shorter bursts whereas the latency insensitive traffic may be communicated in longer but less frequent bursts. Combininggraphs graph 324 illustrating the duty cycling of a data rate to communicate traffic with varying latency tolerance over a common link. -
FIG. 4 is a flow chart illustrating exemplary steps for duty cycling a data rate of a network link, in accordance with an embodiment of the invention. Referring toFIG. 4 , subsequent to startstep 402 the exemplary steps may advance to step 404. Instep 404, thenodes network link 102 may each determine an amount and/or type of data being generated for communication over thelink 112. In this regard, the average data rate may be determined and/or predicted based, for example, on past traffic statistics and/or programs running on the nodes. Subsequent to step 404, the exemplary steps may advance to step 406. - In
step 406, thenodes -
- where
D is the average data rate of the link during the interval T1, D1a is the data rate on the link during a first portion, t1 a, of the time interval T1 and D1 b is the data rate on the link during a remaining portion, t1 b, of the time interval T1. - In
step 408, it may be determined how to achieve the data rates determined instep 406. In this regard, exemplary techniques for controlling the data rate may comprise one or more of adjusting a number of active physical channels on thelink 112, adjusting a signal constellation utilized for representing data on thelink 112, reducing the number of PAM levels utilized for signaling on thelink 112, adjusting the inter-frame gap (IFG), and adjusting a symbol rate on thelink 112. Subsequent to step 408, the exemplary steps may return to step 404. - Exemplary aspects of a method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link are provided. In various embodiments of the invention, a data rate on a
network link 112 may be duty cycled based on characteristics of data communicated over it such that data may be communicated over the link at a first data rate for a first portion of a specified time interval and may be communicated over the link at a second data rate for a second portion of the specified time interval. The duration of each portion of the time interval and/or the data rate during each portion of the time interval may be adjusted to control the duty cycling. Exemplary characteristics may comprise an amount of, a type of, and/or an application associated with, the data communicated over the network. The first data rate may be a zero data rate. The second data rate may be a maximum data rate supported by the network link. The data rate may be controlled by adjusting one or more of a number of active physical channels in the network link, a signal constellation utilized for representing data on the network link, a number of pulse amplitude modulation levels utilized for signaling on the network link, and one or more inter-frame gaps on the network link. Power consumed in a device connected to the network link may be controlled based on the duty cycling of the link. In this regard, various components in the device may be powered up and/or down during the first and/or second portions of the time interval. - Another embodiment of the invention may provide a machine and/or computer readable storage and/or medium, having stored thereon, a machine code and/or a computer program having at least one code section executable by a machine and/or a computer, thereby causing the machine and/or computer to perform the steps as described herein for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link.
- Accordingly, the present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in at least one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
- The present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods. Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
- While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/632,861 US20130163614A1 (en) | 2007-12-17 | 2012-10-01 | Method And System For Supporting A Variable And Energy Efficient Data Rate Using A Duty Cycling Technique And Multiple Power States On An Ethernet Link |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US1427807P | 2007-12-17 | 2007-12-17 | |
US1429307P | 2007-12-17 | 2007-12-17 | |
US1425307P | 2007-12-17 | 2007-12-17 | |
US1426507P | 2007-12-17 | 2007-12-17 | |
US12/200,499 US8284799B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link |
US13/632,861 US20130163614A1 (en) | 2007-12-17 | 2012-10-01 | Method And System For Supporting A Variable And Energy Efficient Data Rate Using A Duty Cycling Technique And Multiple Power States On An Ethernet Link |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/200,499 Continuation US8284799B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130163614A1 true US20130163614A1 (en) | 2013-06-27 |
Family
ID=40753088
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/200,499 Expired - Fee Related US8284799B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link |
US12/200,653 Active 2029-09-05 US8194548B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for duty cycling portions of a network device based on aggregate throughput of the device |
US12/200,551 Active 2029-08-08 US8184539B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for controlling a clock frequency in a network device based on aggregate throughput of the device |
US12/200,402 Expired - Fee Related US8116304B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for duty cycling a network port based on duty cycling of a link communicatively coupled to the port |
US13/632,861 Abandoned US20130163614A1 (en) | 2007-12-17 | 2012-10-01 | Method And System For Supporting A Variable And Energy Efficient Data Rate Using A Duty Cycling Technique And Multiple Power States On An Ethernet Link |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/200,499 Expired - Fee Related US8284799B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link |
US12/200,653 Active 2029-09-05 US8194548B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for duty cycling portions of a network device based on aggregate throughput of the device |
US12/200,551 Active 2029-08-08 US8184539B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for controlling a clock frequency in a network device based on aggregate throughput of the device |
US12/200,402 Expired - Fee Related US8116304B2 (en) | 2007-12-17 | 2008-08-28 | Method and system for duty cycling a network port based on duty cycling of a link communicatively coupled to the port |
Country Status (4)
Country | Link |
---|---|
US (5) | US8284799B2 (en) |
KR (1) | KR101004043B1 (en) |
CN (1) | CN101510814B (en) |
TW (1) | TWI419511B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210336822A1 (en) * | 2019-09-27 | 2021-10-28 | Axonne, Inc. | Wired communication system including asymmetrical physical layer devices |
US11855817B2 (en) | 2019-09-27 | 2023-12-26 | Axonne, Inc. | Wired communication system including asymmetrical physical layer devices |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9426006B2 (en) * | 2007-02-07 | 2016-08-23 | Valens Semiconductor Ltd. | Low power partial functionality communication link |
US7962670B2 (en) * | 2007-06-06 | 2011-06-14 | Lantiq Deutschland Gmbh | Pin multiplexing |
US20090097401A1 (en) * | 2007-10-12 | 2009-04-16 | Wael William Diab | Method and system for configurable data rate thresholds for energy efficient ethernet |
US7864794B2 (en) * | 2007-10-12 | 2011-01-04 | Broadcom Corporation | Method and system for managing an energy efficient network utilizing audio video bridging |
US8588254B2 (en) * | 2007-12-17 | 2013-11-19 | Broadcom Corporation | Method and system for energy efficient signaling for 100mbps Ethernet using a subset technique |
US8724464B2 (en) * | 2007-12-17 | 2014-05-13 | Broadcom Corporation | Method and system for near continuous data rate limit adjustment via a plurality of link variables in an energy efficient network |
US8284799B2 (en) | 2007-12-17 | 2012-10-09 | Broadcom Corporation | Method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link |
US8275261B2 (en) * | 2008-04-17 | 2012-09-25 | Pmc Sierra Ltd | Power saving in IEEE 802-style networks |
US8073655B2 (en) * | 2009-01-23 | 2011-12-06 | At&T Intellectual Property Ii, L.P. | Quantifying the impact of network latency on the end-to-end response time of distributed applications |
US20120030320A1 (en) * | 2010-07-30 | 2012-02-02 | Broadcom Corporation | Network power management |
US20120120967A1 (en) * | 2010-11-12 | 2012-05-17 | Ali Ghiasi | Universal Serial Interface |
WO2012084274A1 (en) * | 2010-12-20 | 2012-06-28 | Telefonaktiebolaget L M Ericsson (Publ) | A passive optical network arrangement and method |
US8634305B2 (en) * | 2011-09-02 | 2014-01-21 | Honeywell International Inc. | Time triggered ethernet system testing means and method |
ES2625257T3 (en) * | 2011-12-09 | 2017-07-19 | Huawei Technologies Co., Ltd. | Method and apparatus for reducing the energy consumption of a data exchange equipment and the corresponding data exchange apparatus and equipment |
TWI528740B (en) * | 2013-10-29 | 2016-04-01 | 瑞昱半導體股份有限公司 | Network apparatus with multiple transport ports |
US9806960B2 (en) * | 2013-11-25 | 2017-10-31 | Google Inc. | Method and system for adjusting heavy traffic loads between personal electronic devices and external services |
US10320678B2 (en) * | 2014-03-21 | 2019-06-11 | Avago Technologies International Sales Pte. Limited | Mapping control protocol time onto a physical layer |
ES2705376T3 (en) * | 2014-07-01 | 2019-03-22 | Huawei Tech Co Ltd | Method of control of data transmission, equipment and passive optical network device, and passive optical network |
TWI584606B (en) | 2014-07-29 | 2017-05-21 | 瑞昱半導體股份有限公司 | Signal receiving device for ethernet and control method thereof |
US10999124B1 (en) * | 2014-12-05 | 2021-05-04 | Marvell Asia Pte, Ltd. | Rapid rate adaptation in NBASE-T ethernet |
CN107113784B (en) * | 2014-12-22 | 2020-12-15 | 华为技术有限公司 | Method and apparatus for transmitting indication information |
US9515932B2 (en) * | 2015-02-06 | 2016-12-06 | Oracle International Corporation | Methods, systems, and computer readable media for conducting priority and compliance based message traffic shaping |
US10069673B2 (en) | 2015-08-17 | 2018-09-04 | Oracle International Corporation | Methods, systems, and computer readable media for conducting adaptive event rate monitoring |
US10021130B2 (en) * | 2015-09-28 | 2018-07-10 | Verizon Patent And Licensing Inc. | Network state information correlation to detect anomalous conditions |
CN106921436B (en) * | 2015-12-26 | 2019-11-05 | 华为技术有限公司 | The method and device handled for the data to a variety of rates |
US10230595B2 (en) * | 2016-06-09 | 2019-03-12 | International Business Machines Corporation | Method and system for monitoring networks with variable, virtual service rates |
US10911210B2 (en) * | 2019-01-25 | 2021-02-02 | Cisco Technology, Inc. | Time division duplex (TDD) full duplex (FDX) with a remote duty cycle (DS) framer |
US11228465B1 (en) | 2019-03-22 | 2022-01-18 | Marvell Asia Pte, Ltd. | Rapid training method for high-speed ethernet |
US10771100B1 (en) | 2019-03-22 | 2020-09-08 | Marvell Asia Pte., Ltd. | Method and apparatus for efficient fast retraining of ethernet transceivers |
US11115151B1 (en) | 2019-03-22 | 2021-09-07 | Marvell Asia Pte, Ltd. | Method and apparatus for fast retraining of ethernet transceivers based on trickling error |
US11296904B1 (en) * | 2019-05-22 | 2022-04-05 | Marvell Asia Pte Ltd | Asymmetric energy efficient ethernet |
US12170637B2 (en) | 2021-03-10 | 2024-12-17 | Marvell Asia Pte Ltd | Configurable transfer rates over a two-way ethernet link |
US11784779B2 (en) | 2021-12-09 | 2023-10-10 | Marvell Asia Pte Ltd | Automotive asymmetric ethernet using a frequency-division duplex scheme with a low-rate echo cancelation |
CN119484440A (en) * | 2023-07-31 | 2025-02-18 | 深圳市中兴微电子技术有限公司 | Asymmetric routing information processing method and device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060018274A1 (en) * | 2000-12-22 | 2006-01-26 | Seekernet Incorporated | Communications within population of wireless transceivers based on common designation |
US20080144560A1 (en) * | 2006-12-15 | 2008-06-19 | Qualcomm Incorporated | Channel access scheme for ultra-wide band communication |
Family Cites Families (86)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7606575B2 (en) * | 1988-08-04 | 2009-10-20 | Broadcom Corporation | Remote radio data communication system with data rate switching |
US5381450A (en) * | 1993-08-20 | 1995-01-10 | Hitachi America, Ltd. | Technique for automatically detecting the constellation size of a quadrature amplitude modulated (QAM) signal |
DE19614979C2 (en) * | 1995-04-20 | 2001-05-17 | Fujitsu Ltd | Radio frequency transceiver for data communication |
US5596575A (en) * | 1995-05-05 | 1997-01-21 | Digital Equipment Corporation | Automatic network speed adapter |
US5784559A (en) * | 1995-11-06 | 1998-07-21 | Sun Microsystems, Inc. | Full duplex flow control for ethernet networks |
US5884041A (en) * | 1996-03-13 | 1999-03-16 | Ics Technologies, Inc. | Method and apparatus for monitoring auto-negotiation progress |
US5912895A (en) * | 1996-05-01 | 1999-06-15 | Northern Telecom Limited | Information network access apparatus and methods for communicating information packets via telephone lines |
US5883894A (en) * | 1996-12-30 | 1999-03-16 | 3Com Corporation | Shared auto-negotiation logic for multiple port network devices |
US6222825B1 (en) * | 1997-01-23 | 2001-04-24 | Advanced Micro Devices, Inc. | Arrangement for determining link latency for maintaining flow control in full-duplex networks |
US6085248A (en) | 1997-02-11 | 2000-07-04 | Xaqtu Corporation | Media access control transmitter and parallel network management system |
US5923663A (en) * | 1997-03-24 | 1999-07-13 | Compaq Computer Corporation | Method and apparatus for automatically detecting media connected to a network port |
US5907553A (en) * | 1997-04-08 | 1999-05-25 | Level One Communications, Inc. | Power savings in multiple technology physical layer devices supporting autonegotiation |
US6052738A (en) * | 1997-06-30 | 2000-04-18 | Sun Microsystems, Inc. | Method and apparatus in a packet routing switch for controlling access at different data rates to a shared memory |
US6222852B1 (en) * | 1997-10-10 | 2001-04-24 | Nortel Networks Limited | Method and apparatus for transmitting dual speed ethernet information (10BASE-T and 100BASE-TX) across a physical layer device service interface |
US5999565A (en) | 1997-10-15 | 1999-12-07 | Cisco Technology, Inc. | Data communication using a modifiable number of XDSL modems |
TW387192B (en) * | 1998-03-17 | 2000-04-11 | Winbond Electronics Corp | A power saving method for networking system |
US6067646A (en) | 1998-04-17 | 2000-05-23 | Ameritech Corporation | Method and system for adaptive interleaving |
US6115389A (en) * | 1998-04-17 | 2000-09-05 | Advanced Micro Devices, Inc. | Auto-negotiation for multiple ports using shared logic |
US6269104B1 (en) * | 1998-04-21 | 2001-07-31 | Hewlett- Packard Company | Link control state machine for controlling a media access controller, a serial physical layer device and a media independent interface physical layer device |
US6243369B1 (en) | 1998-05-06 | 2001-06-05 | Terayon Communication Systems, Inc. | Apparatus and method for synchronizing an SCDMA upstream or any other type upstream to an MCNS downstream or any other type downstream with a different clock rate than the upstream |
GB2337672B (en) | 1998-05-20 | 2002-12-18 | 3Com Technologies Ltd | Monitoring of connection between an ethernet hub and an end station |
US6385208B1 (en) * | 1998-06-02 | 2002-05-07 | Cisco Technology, Inc. | Serial media independent interface |
US6349331B1 (en) * | 1998-06-05 | 2002-02-19 | Lsi Logic Corporation | Multiple channel communication system with shared autonegotiation controller |
US6289047B1 (en) * | 1998-08-28 | 2001-09-11 | Broadcom Corporation | Dynamic regulation of power consumption of a high-speed communication system |
US6477200B1 (en) * | 1998-11-09 | 2002-11-05 | Broadcom Corporation | Multi-pair gigabit ethernet transceiver |
US6285892B1 (en) | 1998-11-24 | 2001-09-04 | Philips Electronics North America Corp. | Data transmission system for reducing terminal power consumption in a wireless network |
US6965610B2 (en) * | 1999-12-23 | 2005-11-15 | Broadcom Corporation | System and method for providing compatibility between different transceivers in a multi-pair communication system |
US6816505B1 (en) * | 2000-02-09 | 2004-11-09 | Marvell International Ltd. | Chip-to-chip interface for 1000 BASE T gigabit physical layer device |
US6856597B1 (en) * | 2000-02-10 | 2005-02-15 | Paradyne Corporation | System and method for statistical control of power dissipation with host enforcement |
US6731692B1 (en) * | 2000-03-23 | 2004-05-04 | Agere Systems Inc. | Symbol encoding and decoding architecture for trellis-coded modulation in gigabit ethernet |
US6618814B1 (en) * | 2000-03-30 | 2003-09-09 | Intel Corporation | System for conserving power by ceasing at least one clock signal from PHY layer to MAC layer in network adapter if signal from cable is not detected |
US7050517B1 (en) * | 2000-04-28 | 2006-05-23 | National Semiconductor Corporation | System and method suitable for receiving gigabit ethernet signals |
US6937571B1 (en) * | 2000-06-19 | 2005-08-30 | Advanced Micro Devices, Inc. | Method of testing a network device through a medium independent interface (MII) |
US7068609B2 (en) * | 2000-08-09 | 2006-06-27 | Broadcom Corporation | Method and apparatus for performing wire speed auto-negotiation |
US6892252B2 (en) * | 2000-09-21 | 2005-05-10 | Michael Tate | Asymmetric data path media access controller |
US7292597B2 (en) * | 2000-09-28 | 2007-11-06 | Teridian Semiconductor Corp. | Method and apparatus for transparent implementation of link-suspend capabilities in network devices |
US7317691B2 (en) * | 2000-09-28 | 2008-01-08 | Teridian Semiconductor, Corp. | Method for initializing a link suspend device for optimum receive recovery |
US6795450B1 (en) | 2000-09-28 | 2004-09-21 | Tdk Semiconductor Corporation | Method and apparatus for supporting physical layer link-suspend operation between network nodes |
US6973094B1 (en) * | 2000-09-29 | 2005-12-06 | Broadcom Corporation | Packet-switched multiple-access network system with distributed fair priority queuing |
US6952399B1 (en) * | 2000-10-12 | 2005-10-04 | Sprint Communications Company L.P. | Method and apparatus for synchronizing the coding and decoding of information in an integrated services hub |
US7570657B1 (en) * | 2000-12-15 | 2009-08-04 | Marvell International Ltd. | Autonegotiation between 1000Base-X and 1000Base-T |
US6993667B1 (en) * | 2000-12-15 | 2006-01-31 | Marvell International Ltd. | Apparatus for automatic energy savings mode for ethernet transceivers and method thereof |
DE60238807D1 (en) * | 2001-03-02 | 2011-02-17 | Broadcom Corp | Method and device for carrying out a diagnostic test with the aid of a transceiver |
US6891841B2 (en) | 2001-03-12 | 2005-05-10 | Advent Networks, Inc. | Time division multiple access over broadband modulation method and apparatus |
US7116682B1 (en) * | 2001-03-19 | 2006-10-03 | Cisco Technology, Inc. | Methods and apparatus for dynamic bandwidth adjustment |
US20020157030A1 (en) * | 2001-04-19 | 2002-10-24 | International Business Machines Corporation | Power conservation in communication systems |
US6791942B2 (en) * | 2001-06-20 | 2004-09-14 | General Instrument Corporation | Dynamic ethernet power management |
US7466668B2 (en) * | 2001-08-24 | 2008-12-16 | Hewlett-Packard Development Company, L.P. | Reduced pin-count system interface for gigabit ethernet physical layer devices |
US7577857B1 (en) * | 2001-08-29 | 2009-08-18 | 3Com Corporation | High speed network interface with automatic power management with auto-negotiation |
US20030053493A1 (en) * | 2001-09-18 | 2003-03-20 | Joseph Graham Mobley | Allocation of bit streams for communication over-multi-carrier frequency-division multiplexing (FDM) |
US7272114B1 (en) * | 2001-10-24 | 2007-09-18 | Marvell International Ltd. | Physical layer and physical layer diagnostic system with reversed loopback test |
US7042893B1 (en) * | 2001-12-05 | 2006-05-09 | Marvell International Ltd. | Serial media independent interface with double data rate |
TW538612B (en) * | 2001-12-13 | 2003-06-21 | Via Tech Inc | Power-saving method of physical device and the device thereof |
TW546931B (en) | 2002-04-03 | 2003-08-11 | Via Tech Inc | Method and relevant device for reducing power consumption of network connecting system |
US7003331B2 (en) * | 2002-06-26 | 2006-02-21 | Lenovo (Singapore) Pte. Ltd. | Apparatus, method and program to optimize battery life in a wireless device |
US7124330B2 (en) * | 2002-09-27 | 2006-10-17 | Broadcom Corporation | Physical layer loop back method and apparatus |
US7343425B1 (en) * | 2003-02-21 | 2008-03-11 | Marvell International Ltd. | Multi-speed serial interface for media access control and physical layer devices |
TWI221560B (en) * | 2003-04-07 | 2004-10-01 | Via Tech Inc | Integrated reduced media independent interface |
TWI221369B (en) * | 2003-04-29 | 2004-09-21 | Via Tech Inc | Device and method for adjusting the frequency of the timing signal |
US7356561B2 (en) | 2003-05-01 | 2008-04-08 | Lucent Technologies Inc. | Adaptive sleeping and awakening protocol for an energy-efficient adhoc network |
EP1494407B1 (en) | 2003-06-30 | 2007-06-27 | Nokia Corporation | Low energy communication mode |
RU2006107561A (en) * | 2003-08-13 | 2007-09-20 | Квэлкомм Инкорпорейтед (US) | SIGNAL INTERFACE FOR HIGH DATA TRANSMISSION SPEEDS |
US7308058B2 (en) * | 2003-10-27 | 2007-12-11 | Rambus Inc. | Transparent multi-mode PAM interface |
US7149397B2 (en) * | 2004-03-04 | 2006-12-12 | Cisco Technology, Inc. | 10/100/1000Base-T small-form-factor-pluggable module |
US7356047B1 (en) * | 2004-04-24 | 2008-04-08 | Cisco Technology, Inc. | 10/100/1000/2500 Mbps serial media independent interface (SGMII) |
US8046488B2 (en) * | 2004-05-21 | 2011-10-25 | Intel Corporation | Dynamically modulating link width |
US7668194B2 (en) * | 2004-05-21 | 2010-02-23 | Intel Corporation | Dual speed interface between media access control unit and physical unit |
JP2005337740A (en) * | 2004-05-24 | 2005-12-08 | Matsushita Electric Ind Co Ltd | High-speed interface circuit inspection module, high-speed interface circuit inspection target module, and high-speed interface circuit inspection method |
US7787403B2 (en) * | 2004-12-23 | 2010-08-31 | Intel Corporation | Apparatus and method for adjusting a duty cycle to save power in a computing system |
US7573940B2 (en) * | 2005-12-07 | 2009-08-11 | Intel Corporation | Data transmission at energy efficient rates |
WO2007127887A2 (en) * | 2006-04-26 | 2007-11-08 | Qualcomm Incorporated | Sub-packet pulse-based communication |
US8130777B2 (en) * | 2006-05-26 | 2012-03-06 | Agere Systems Inc. | Link layer device with clock processing hardware resources shared among multiple ingress and egress links |
US8437352B2 (en) | 2006-05-30 | 2013-05-07 | Broadcom Corporation | Method and system for power control based on application awareness in a packet network switch |
US8948166B2 (en) * | 2006-06-14 | 2015-02-03 | Hewlett-Packard Development Company, Lp. | System of implementing switch devices in a server system |
US8693482B2 (en) * | 2007-01-03 | 2014-04-08 | Alcatel Lucent | Apparatus, and associated method, for facilitating multi-media service in an ethernet network |
US7840876B2 (en) * | 2007-02-20 | 2010-11-23 | Qimonda Ag | Power savings for memory with error correction mode |
US8665902B2 (en) | 2007-03-12 | 2014-03-04 | Broadcom Corporation | Method and system for reducing transceiver power via a variable symbol rate |
US8254248B2 (en) * | 2007-03-20 | 2012-08-28 | Broadcom Corporation | Method and system for implementing redundancy for streaming data in audio video bridging networks |
US7864794B2 (en) | 2007-10-12 | 2011-01-04 | Broadcom Corporation | Method and system for managing an energy efficient network utilizing audio video bridging |
US20090097401A1 (en) | 2007-10-12 | 2009-04-16 | Wael William Diab | Method and system for configurable data rate thresholds for energy efficient ethernet |
US8312307B2 (en) * | 2007-11-07 | 2012-11-13 | Intel Corporation | Systems and methods for reducing power consumption during communication between link partners |
US20090124233A1 (en) * | 2007-11-09 | 2009-05-14 | Morris Robert P | Methods, Systems, And Computer Program Products For Controlling Data Transmission Based On Power Cost |
US8724464B2 (en) | 2007-12-17 | 2014-05-13 | Broadcom Corporation | Method and system for near continuous data rate limit adjustment via a plurality of link variables in an energy efficient network |
US8284799B2 (en) | 2007-12-17 | 2012-10-09 | Broadcom Corporation | Method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link |
US8588254B2 (en) | 2007-12-17 | 2013-11-19 | Broadcom Corporation | Method and system for energy efficient signaling for 100mbps Ethernet using a subset technique |
US8005370B2 (en) * | 2008-12-10 | 2011-08-23 | Applied Micro Circuits Corporation | Reference clock rate detection for variable rate transceiver modules |
-
2008
- 2008-08-28 US US12/200,499 patent/US8284799B2/en not_active Expired - Fee Related
- 2008-08-28 US US12/200,653 patent/US8194548B2/en active Active
- 2008-08-28 US US12/200,551 patent/US8184539B2/en active Active
- 2008-08-28 US US12/200,402 patent/US8116304B2/en not_active Expired - Fee Related
- 2008-12-16 TW TW097148948A patent/TWI419511B/en not_active IP Right Cessation
- 2008-12-17 KR KR1020080128839A patent/KR101004043B1/en not_active Expired - Fee Related
- 2008-12-17 CN CN2008101858902A patent/CN101510814B/en active Active
-
2012
- 2012-10-01 US US13/632,861 patent/US20130163614A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060018274A1 (en) * | 2000-12-22 | 2006-01-26 | Seekernet Incorporated | Communications within population of wireless transceivers based on common designation |
US20080144560A1 (en) * | 2006-12-15 | 2008-06-19 | Qualcomm Incorporated | Channel access scheme for ultra-wide band communication |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210336822A1 (en) * | 2019-09-27 | 2021-10-28 | Axonne, Inc. | Wired communication system including asymmetrical physical layer devices |
US11522739B2 (en) * | 2019-09-27 | 2022-12-06 | Axonne, Inc. | Wired communication system including asymmetrical physical layer devices |
US11855817B2 (en) | 2019-09-27 | 2023-12-26 | Axonne, Inc. | Wired communication system including asymmetrical physical layer devices |
Also Published As
Publication number | Publication date |
---|---|
HK1139798A1 (en) | 2010-09-24 |
US8184539B2 (en) | 2012-05-22 |
US8284799B2 (en) | 2012-10-09 |
US20090154490A1 (en) | 2009-06-18 |
CN101510814A (en) | 2009-08-19 |
US20090154350A1 (en) | 2009-06-18 |
US20090154593A1 (en) | 2009-06-18 |
TWI419511B (en) | 2013-12-11 |
US8194548B2 (en) | 2012-06-05 |
KR101004043B1 (en) | 2010-12-31 |
CN101510814B (en) | 2013-04-24 |
KR20090065470A (en) | 2009-06-22 |
TW200943816A (en) | 2009-10-16 |
US8116304B2 (en) | 2012-02-14 |
US20090154355A1 (en) | 2009-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8284799B2 (en) | Method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link | |
US8769082B2 (en) | Method and system for PHY initiated wake-up in energy efficient ethernet networks | |
US8724464B2 (en) | Method and system for near continuous data rate limit adjustment via a plurality of link variables in an energy efficient network | |
US8571063B2 (en) | Method and system for configurable data rate via inter-packet gap adjustment to support energy efficient networks | |
US8588254B2 (en) | Method and system for energy efficient signaling for 100mbps Ethernet using a subset technique | |
US8259716B2 (en) | Method and system for physical signaling between a higher layer and a PHY to manage energy efficient network devices and/or protocols | |
US8804578B2 (en) | Method and system for jitter and frame balance and/or rebalance for EEE refresh cycles | |
US8532139B2 (en) | Method and system for indicating a transition in rate and/or power consumption utilizing a distinct physical pattern on one or more idle channel(s) | |
US8615018B2 (en) | Method and system for dynamically determining when to train ethernet link partners to support energy efficient ethernet networks | |
US9455912B2 (en) | Method and system for a distinct physical pattern on an active channel to indicate a data rate transition for energy efficient ethernet | |
EP2073464B1 (en) | Method and system for indicating a transition in rate and/or power consumption utilizing a distinct physical pattern on one or more idle channel(s) | |
EP2073465B1 (en) | Method and system for a distinct physical pattern on an active channel to indicate a data rate transition for energy efficient ethernet |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DIAB, WAEL WILLIAM;FRAZIER, HOWARD;SIGNING DATES FROM 20080725 TO 20080820;REEL/FRAME:029057/0416 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |