[go: up one dir, main page]

US8161314B2 - Method and system for analog frequency clocking in processor cores - Google Patents

Method and system for analog frequency clocking in processor cores Download PDF

Info

Publication number
US8161314B2
US8161314B2 US11/734,334 US73433407A US8161314B2 US 8161314 B2 US8161314 B2 US 8161314B2 US 73433407 A US73433407 A US 73433407A US 8161314 B2 US8161314 B2 US 8161314B2
Authority
US
United States
Prior art keywords
frequency
chip
processing cores
analog
processor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US11/734,334
Other languages
English (en)
Other versions
US20080256381A1 (en
Inventor
Lawrence Jacobowitz
Mark B. Ritter
Daniel J. Stigliani, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RITTER, MARK B., STIGLIANI, DANIEL J., JR, JACOBOWITZ, LAWRENCE
Priority to US11/734,334 priority Critical patent/US8161314B2/en
Priority to CN2008800115703A priority patent/CN101652737B/zh
Priority to JP2010502492A priority patent/JP5306319B2/ja
Priority to PCT/EP2008/054011 priority patent/WO2008125509A2/fr
Priority to KR1020097014447A priority patent/KR20100003727A/ko
Priority to TW097112882A priority patent/TWI417700B/zh
Publication of US20080256381A1 publication Critical patent/US20080256381A1/en
Publication of US8161314B2 publication Critical patent/US8161314B2/en
Application granted granted Critical
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/06—Clock generators producing several clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider

Definitions

  • This invention generally relates to data processing systems, and more specifically, to frequency clocking in processor cores. Even more specifically, in the preferred embodiment, the invention relates to the analog multi-frequency clocking in multi-chip/multi-core processors.
  • An object of this invention is to provide a method of and system for processor clocking in multiple multi-core processor chip servers and computing platforms.
  • Another object of the present invention is to enable optimum frequency performance of each of multiple processor cores independently of the other processor cores.
  • a further object of the invention is to achieve clock distribution to each core of a multi-core processor chip via a combination of a multi-cascade analog tree distribution network and a digital data distribution network.
  • At least one processor core is provided, and that at least one processor core has a clocking subsystem for generating an analog output clock signal at a variable frequency.
  • Digital frequency control data and an analog signal are both transmitted to that at least one processor core; and that processor core uses the received analog signal and digital frequency control data to set the frequency of the output clock signal of the clocking subsystem.
  • multiple cores are asynchronously clocked and the core frequencies are independently set.
  • a plurality of processor cores are provided, and each of the processor cores has a respective clocking subsystem for generating an analog output clock signal at a variable frequency.
  • an analog signal and individual digital frequency control data are transmitted to each processor core; and each processor core receives the analog signal and digital frequency control data transmitted to the core, and uses the received analog signal and digital control data to set locally (on the core) the frequency of the output clock signal of the clocking subsystem of the processor core.
  • the preferred embodiment of the invention provides a computing system (Server) clocking subsystem solution with a single system reference oscillator, which may be spread (for spread-spectrum) to satisfy EMI requirements.
  • the invention achieves clock distribution to each core via a classical multi-cascade analog tree distribution network and a digital data distribution network to each core.
  • Each core takes both inputs to generate a precise frequency clock for the core, which may be unique to that core.
  • the local core clock synthesizer frequency is determined by the digital control data which is used in conjunction with the analog core clock input to set the precise core frequency of operation using digital signal processing or other digital means.
  • the frequency can be established based upon a policy set by the server manufacturer or customer. For example, the frequency can be set to the maximum capability of each core based upon a particular voltage of operation for all cores.
  • the frequency control information is sent to each core as moderate speed (10-100 Mb/s) digital data words thereby avoiding the problems with high-speed analog signal transmission.
  • the frequency control information has high noise immunity and low signal distortion since it is in the form of digital data.
  • the frequency control information is sent as individual control data words (v data) to each core.
  • the data is latched into the core “clock synthesizer memory” from the server SEEPROM, which contains the vital chip data (VCD) for each core in the server.
  • the single system reference oscillator is set at a moderate frequency (10-100 MHz), which is distributed to each core via analog transmission line techniques; phase locked loops (PLL), and re-drive circuits.
  • the analog clock signal frequencies are kept moderate prior to the individual core clock synthesizers to avoid high-speed distortion effects.
  • the system reference clock, chip clock, and generic core clock signals are continuously required to maintain a stable core clock.
  • the fundamental core operating frequency changes infrequently (except for certain spread spectrum techniques) such that speed v data changes are infrequent and only periodic v data updates are sufficient to generate a clock for each core.
  • Each core is running asynchronous from each of the other cores and with respect to local cache. It will be appreciated that, once the different regions of a chip are asynchronous, some handshaking/buffering will be required to transfer data between regions, so there will be some added latency. Techniques are known to minimize this latency. Nevertheless, the net performance gain of operating each core at its maximum frequency will be substantial (10-20%).
  • the present invention can be applied to any processing platform that uses multi-microprocessor core silicon chips.
  • client uP platforms storage controllers, data communication switches, etc.
  • FIG. 1 shows an analog multi-frequency clocking of a processor subsystem.
  • FIG. 2 illustrates an analog multi-frequency clocking of processor chips.
  • FIG. 3 shows a local core clock synthesizer embodying the present invention.
  • FIG. 4 shows an alternate processor configuration in which multi-core groups share an L2 cache.
  • FIG. 5 illustrates a further alternate processor configuration in which multi-core groups share an L2 cache and a common local clock generator.
  • FIG. 1 illustrates a typical computing Server 100 that is composed of multiple microprocessor (uP) chips (N) 102 which has internal clocking functions (e.g. digital signal processor, DSP, core clock generator, etc.) that utilize the server reference oscillator (vR) as the basic system clock.
  • uP microprocessor
  • N microprocessor
  • internal clocking functions e.g. digital signal processor, DSP, core clock generator, etc.
  • VR server reference oscillator
  • a Master PLL and distribution ASIC Application Specific Integrated Circuit
  • the output of the Master PLL & Distribution ASIC is a chip clock signal (vch) that is distributed throughout the processor chip.
  • the reference oscillator 104 clock frequency ( ⁇ R) is a relatively low frequency (typically 10-100 MHz) such that it can be easily routed throughout the PC board without significant signal degradation yet fast enough to enable feasible up-conversions rates to insure the uP high speed clock (typically 5-10 GHz) is stable and remains within the platform deviation requirement (typically 10-100 ppm, parts per million).
  • the distribution network is generally point-to-point (illustrated in FIG. 1 ) for best reference clock integrity with signal re-drive at the up-conversion points.
  • the first up-conversion and re-drive point is the Master PLL 106 which is used to generate the chip frequency ( ⁇ ch) clock for each microprocessor chip in the server.
  • the Master PLL not only re-drives the signal but also multiplies the reference oscillator by typically 2-10 ⁇ .
  • the uP chip clock signal is, in turn, distributed within a chip by a second level distribution ASIC for use by each core clock synthesizer to generate the fundamental core clock, described below.
  • FIG. 1 also shows the interconnection from the uP chips to the I/O Subsystem, System Memory, and external System Clustering fabric via the appropriate controller interface 110 , 112 and 114 .
  • the Clustering fabric is used to interconnect multiple MCMs together to construct a larger multi-processor Server where the MCMs are connected in a symmetric multi-processing (SMP) configuration.
  • SMP symmetric multi-processing
  • the memory is coherent to all the processors within the SMP.
  • all the MCMs are synchronized to a single Reference Oscillator 104 (illustrated in FIG. 1 outside the MCM).
  • the MCM and/or PC board contains vital core frequency data (VCD) for each core in the server.
  • VCD vital core frequency data
  • This information is typically maintained in a Serial Electrically Erasable Programmable Read Only Memory (SEEPROM).
  • SEEPROM contains the vital core frequency data ( ⁇ data) for each connected processor (core).
  • the “ ⁇ data” is the digital representation of the optimum processor (core) frequency along with identification (Id) of the appropriate chip and core.
  • the Id information is used to insure the correct VCD is transmitted and stored in the VCD Interface function on each chip, for all cores on the chip.
  • the VCD is derived from the frequency characterization data, voltage characterization data, power characterization, etc. gathered by the Service Element (SE).
  • SE Service Element
  • the SE analyzes and reformats the data and loads the data into the system SEEPROM via an appropriate digital interface (e.g. I2C).
  • the totality of data gathered and analyzed by the SE is used to set the optimum frequency, voltage, etc. for each core to achieve the highest performance possible or other policy established by the customer.
  • a novel aspect of this invention is the use of data to generate the optimum processor frequency locally (within core) in conjunction with the up-converted reference clock versus today's approach of transmitting the same analog clock signal to all cores.
  • the data for each core/chip can be obtained during the chip test/verification stage in the manufacturing process or as part of a training paradigm during power-on sequence of the server. The latter approach would be part of the initialization and set-up process of the server.
  • a representative server processor chip (one of several for a typical server) configuration with multi-cores (4) and shared L2 cache is illustrated at 200 in FIG. 2 .
  • the four core clock synthesizers 202 within the processor chip receive the generic core clock ( ⁇ gc) from the second level PLL and distribution ASIC 204 by means of the second level distribution network, which is contained on the chip.
  • the generic core clock signal ( ⁇ gc) is transmitted to each core using a multi-drop bus (illustrated) or a point-to-point star interconnection.
  • the second level distribution ASIC 204 provides the necessary frequency up-conversion to generate the generic core clock (typically 10-20 ⁇ ), re-drive circuits, and a clock ( ⁇ ch) for the VCD Interface, function.
  • the VCD Interface function contains the VCD interface to the SEEPROM (See FIG. 1 ) to receive and store the appropriate data for setting the precise frequency of each of the cores within the chip along with the appropriate Ids.
  • the VCD Interface function interrogates the SEEPROM and obtains the appropriate data (typically through an I2C interface) for its' cores. It may contain some SRAM and state machines or small controller in addition to the I2C interface to perform this function.
  • the VCD Interface function also performs the distribution function by transmitting the ⁇ Data to the appropriate core synthesizer only.
  • a unique chip and core Id is included which is related to the chip and module serial number.
  • This core Id is used by the VCD Interface function to route the ⁇ data to the appropriate port. For example, ⁇ Data intended for core “0” is routed to port “D0” ( FIG. 2 ).
  • the ⁇ data is stored in the clock synthesizer and is used as the processor clock frequency data until it is updated by the VCD function on chip. If no changes are forthcoming, no data is sent from the VCD Interface function or the SEEPROM.
  • the ⁇ data is not sent continuously, but only when it is updated. This is in contrast to the state-of-the-art analog technique where the signal must be sent continuously. However, the analog clock is sent continuously to ensure a stable core clock.
  • Each core 206 is comprised of the microprocessor, dedicated cache 210 , and the core clock synthesizer 202 .
  • the core frequency is set by the core clock synthesizer and the digital ⁇ data in the VCD for each core.
  • Each core is likely to have different frequency settings.
  • the number of cores within the processor chip is determined by the technology and manufacturing process capability. Four are shown in FIG. 2 for illustrative purposes. The technical approach described herein easily scales with the number of cores, which will likely increase in the future.
  • the chip 200 also contains the appropriate interfaces 210 , 212 , 214 to the I/O, Memory, and Fabric controllers.
  • the design of the core clock synthesizer is illustrated at 300 in FIG. 3 . It is comprised of a voltage controlled high speed oscillator (VCO) 302 , a low pass filter (LPF) 304 , a digitally controlled integer-N divider 306 , and a Delta-Sigma modulator 310 in conjunction with a digital signal processor (DSP) 312 .
  • VCO voltage controlled high speed oscillator
  • LPF low pass filter
  • DSP digital signal processor
  • This arrangement is a variation of the known Delta-Sigma fractional-N synthesizer, which is used to tune each core clock to operate above and below the generic core clock operating frequency of the server.
  • the VCO operating range, center frequency, and voltage to frequency conversion characteristic is a function of the VCO design and technology.
  • the VCO is tuned to a precise fractional frequency by changing the analog control voltage up or down in precise increments to achieve the desired frequency.
  • a portion of the core clock output of the VCO is sent to the integer-N divider, which divides the incoming core clock frequency by an integer N value from the Delta-Sigma modulator.
  • the Delta-Sigma modulator provides an output bit stream of time discrete integer values such that the average of the division ratio is equal to the input desired fractional division ratio.
  • the desired fractional division ratio is generated by the DSP.
  • the DSP 312 converts the desired ⁇ data digital frequency value to the appropriate fractional division ratio to yield the desired optimum core frequency.
  • the reference frequency may be set at the factory based on the desired generic core frequency, which is the basis for determining the desired fractional division ratio.
  • the divided output signal of the Integer-N divider 302 is phase compared to the generic core frequency “ ⁇ gc” in the analog phase detector 314 . If the two signals are matched, no frequency correction signal is generated and the clock synthesizer core output is equal to the desired core frequency, which is defined by the core ⁇ data input to the DSP. If there is a mismatch, a correction signal voltage is generated, which is passed through a low pass filter (LPF) 304 to remove high frequency noise prior to being applied to the voltage-controlled oscillator (VCO) 302 . The error signal directs the VCO to alter its' output frequency in the direction to drive the correction signal to zero and achieve a frequency match at the phase detector.
  • LPF low pass filter
  • VCO voltage-controlled oscillator
  • each core is likely to be at a different frequency, any issues associated with electromagnetic interference (EMI) are likely to be mitigated and the need for spread spectrum techniques minimized. Nevertheless, this approach offers a novel spread spectrum technique, which is not available with today's technology to reduce EMI even further.
  • the DSP could systematically add and subtract a predefined amount from the ⁇ data value in the Data Control Register 316 . This is done in a way such that the mean value always remains the same as the base ⁇ data value.
  • Each core clock frequency (VCO output) will oscillate about the mean frequency value based upon a spread spectrum oscillating frequency, which is independently chosen for each core. This approach allows the spread spectrum approach to be asynchronous for each core, thereby lowering the total EMI.
  • An alternative is to have the spread spectrum oscillating frequency the same for each core.
  • Inherent to the Delta-Sigma modulator is a harmonic dither driver, thereby eliminating the need to add an external dither modulator to effect the spread-spectrum EMI mitigation.
  • FIG. 4 illustrates at 400 an alternate processor chip configuration (versus FIG. 2 ) where multi-core groups 402 , 404 share an L2 cache 406 , 410 .
  • the chip 400 also contains the appropriate interfaces to the I/O, Memory, and Fabric controllers (not shown).
  • the generic core clock signal ( ⁇ gc) is star connected to each core clock synthesizer 412 .
  • the chip clock ( ⁇ ch) is shown as direct connected to the VCD Interface function 414 from the Master PLL & Distribution ASIC but may include a re-drive circuit at the junction point.
  • the digital clocking attributes and functions discussed for FIG. 2 also apply to this configuration.
  • the configuration in FIG. 4 could have common L2 cache clocking frequency or separate frequencies, depending on regional variability in cache. This arrangement is optimal for wiring resource: local processor/L1 cache clock grids, and Vdd (power supply voltage) grids.
  • the output signal from the VCO to each core, or, to any grouping or subset of cores on the multicore processor chip provides a natural interconnected organization which enables a locally addressable switch or ‘gate control’ to selectively shut-off any pathway to said core or grouping of cores.
  • the switching off of the local core clock(s) enables fine-grained power management without inducing power-fluctuations in the power-grid supply voltage, since the present invention teaches a method of clock frequency control not based on the use of varying the power supply or power grid voltages, nor, of varying Vdd.
  • workload monitors via autonomic sensor circuits can turn off idle cores, or, redistribute workloads to optimize performance at a minimum physically possible power point.
  • the present invention recognizes and specifically points out the significant distinguishable advantages of eliminating noise effects associated with voltage (or power) grid variations or voltage-island designs used in prior art approaches for clock frequency variation.
  • FIG. 5 illustrates at 500 another alternate processor chip configuration where multi-core groups 502 , 504 share an L2 cache 506 , 510 and a common local clock generator 512 , 514 .
  • each core group of four contains one clock generator.
  • FIG. 5 shows the core clock is multi-dropped to two cores but other interconnection topologies (e.g. star) can be used.
  • the chip also contains the appropriate interfaces to the I/O, Memory, and Fabric controllers (not shown).
  • the digital clocking attributes and functions discussed for FIG. 2 also apply to this configuration.
  • This configuration has a common local frequency for a region of cores and the local shared cache.
  • the granularity of clocking by core or core groups depends on the nature of technology variability, size of cores, etc.
  • the present invention enables a level of scalability and flexibility that is not readily available with today's state-of-the art.
  • the optimum core operation frequency can be determined by varying the local frequency and V dd (power supply voltage), and the invention enables in-field calibration of optimal operating conditions (if processor circuits degrade with time or environmental operating conditions).
  • each local clock generator could have a “Bypass” mode to allow a generic system clock or another core's clock to be used in the event that the local clock generator circuit fails (or shows low yield in early mfg.).
  • clock information is in digital format (data) at relatively low speed.
  • the invention may be used with a core cache (L1) synchronous with the core, but with a separate V dd from the core.
  • L1 core cache
  • the invention may also be used with a cache that is asynchronously shared among a set of processors; shown herein as running at a system frequency (ns), but the cache could also have a local, independent clock generator.
  • different cores/regions/cache can have different V dd and different frequencies
  • local clock grid(s) can be driven by, for example, a local clock source or a global chip clock grid driven by a global chip clock.
  • the present invention allows global spread-spectrum from the system reference oscillator; each local clock generator may track the system reference oscillator spreading to avoid the “out-of-phase spreading” problem.
  • digital spread spectrum techniques via the DSP may also be used.
  • Computer program, software program, program, or software in the present context mean any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: (a) conversion to another language, code or notation; and/or (b) reproduction in a different material form.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)
  • Power Sources (AREA)
US11/734,334 2007-04-12 2007-04-12 Method and system for analog frequency clocking in processor cores Expired - Fee Related US8161314B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US11/734,334 US8161314B2 (en) 2007-04-12 2007-04-12 Method and system for analog frequency clocking in processor cores
KR1020097014447A KR20100003727A (ko) 2007-04-12 2008-04-03 프로세서 코어에서의 아날로그 주파수 클럭킹 방법 및 시스템
JP2010502492A JP5306319B2 (ja) 2007-04-12 2008-04-03 プロセッサ・コアにおけるアナログ周波数クロッキングのための方法およびシステム
PCT/EP2008/054011 WO2008125509A2 (fr) 2007-04-12 2008-04-03 Procédé et système de synchronisation de fréquences analogiques dans des coeurs de processeurs
CN2008800115703A CN101652737B (zh) 2007-04-12 2008-04-03 用于处理器内核中的频率钟控及功率管理的方法和系统
TW097112882A TWI417700B (zh) 2007-04-12 2008-04-09 用於處理器晶片中頻率時脈的方法、系統和程式儲存裝置及管理施加至該處理晶片的電力之方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/734,334 US8161314B2 (en) 2007-04-12 2007-04-12 Method and system for analog frequency clocking in processor cores

Publications (2)

Publication Number Publication Date
US20080256381A1 US20080256381A1 (en) 2008-10-16
US8161314B2 true US8161314B2 (en) 2012-04-17

Family

ID=39854853

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/734,334 Expired - Fee Related US8161314B2 (en) 2007-04-12 2007-04-12 Method and system for analog frequency clocking in processor cores

Country Status (6)

Country Link
US (1) US8161314B2 (fr)
JP (1) JP5306319B2 (fr)
KR (1) KR20100003727A (fr)
CN (1) CN101652737B (fr)
TW (1) TWI417700B (fr)
WO (1) WO2008125509A2 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110188619A1 (en) * 2010-02-04 2011-08-04 Sony Corporation Electronic circuit, electronic apparatus, and digital signal processing method
US20160283333A1 (en) * 2015-03-25 2016-09-29 International Business Machines Corporation Utilizing a processor with a time of day clock error
US20160283334A1 (en) * 2015-03-25 2016-09-29 International Business Machines Corporation Utilizing a processor with a time of day clock error
US20240329718A1 (en) * 2023-03-31 2024-10-03 Stmicroelectronics International N.V. Reduced power consumption circuit and corresponding method

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7917799B2 (en) * 2007-04-12 2011-03-29 International Business Machines Corporation Method and system for digital frequency clocking in processor cores
US7945804B2 (en) * 2007-10-17 2011-05-17 International Business Machines Corporation Methods and systems for digitally controlled multi-frequency clocking of multi-core processors
US7996743B1 (en) * 2008-04-01 2011-08-09 Altera Corporation Logic circuit testing with reduced overhead
US8484495B2 (en) * 2010-03-25 2013-07-09 International Business Machines Corporation Power management in a multi-processor computer system
US8943334B2 (en) 2010-09-23 2015-01-27 Intel Corporation Providing per core voltage and frequency control
TW201250520A (en) * 2011-06-13 2012-12-16 Waltop Int Corp Digitizer integration chip
CN102445916B (zh) * 2011-09-15 2014-04-02 福建星网锐捷网络有限公司 一种可编程控制器、时钟频率控制的方法及系统
US9471088B2 (en) 2013-06-25 2016-10-18 Intel Corporation Restricting clock signal delivery in a processor
US9377836B2 (en) * 2013-07-26 2016-06-28 Intel Corporation Restricting clock signal delivery based on activity in a processor
US9552034B2 (en) * 2014-04-29 2017-01-24 Qualcomm Incorporated Systems and methods for providing local hardware limit management and enforcement
KR102032330B1 (ko) * 2014-06-20 2019-10-16 에스케이하이닉스 주식회사 반도체 장치 및 그의 글로벌 동기형 동적 전압 주파수 스케일링 방법
CN105049002B (zh) * 2015-07-02 2018-07-31 深圳市韬略科技有限公司 一种电磁兼容的展频装置和产生展频时钟信号的方法
US10430354B2 (en) * 2017-04-21 2019-10-01 Intel Corporation Source synchronized signaling mechanism
CN109002356B (zh) * 2018-06-06 2022-06-10 北京嘉楠捷思信息技术有限公司 计算设备的芯片调频方法、装置、算力板、计算设备及存储介质
CN108984469A (zh) * 2018-06-06 2018-12-11 北京嘉楠捷思信息技术有限公司 计算设备的芯片调频方法、装置、算力板、计算设备及存储介质
CN113132272B (zh) * 2021-03-31 2023-02-14 中国人民解放军战略支援部队信息工程大学 基于流量感知的网络交换频率动态调整方法、系统及网络交换芯片结构
DE102022107969B4 (de) * 2022-04-04 2024-12-05 Infineon Technologies Ag Redundante Übermittlung eines geschützten digitalen und eines analogen Messsignals

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481573A (en) * 1992-06-26 1996-01-02 International Business Machines Corporation Synchronous clock distribution system
US5594895A (en) 1992-12-15 1997-01-14 International Business Machines Corporation Method and apparatus for switching between clock generators only when activity on a bus can be stopped
US20010029590A1 (en) * 1996-11-13 2001-10-11 Intel Corporation Processor having execution core sections operating at different clock rates
US20020169990A1 (en) 2001-03-21 2002-11-14 Sherburne Robert Warren Low power clocking systems and methods
US20020184546A1 (en) 2001-04-18 2002-12-05 Sherburne, Jr Robert Warren Method and device for modifying the memory contents of and reprogramming a memory
US20030014682A1 (en) 2001-06-22 2003-01-16 Schmidt Dominik J. Clock generation systems and methods
US20030120963A1 (en) 2001-12-20 2003-06-26 Jahnke Steven R. Variable clocking in an embedded symmetric multiprocessor system
US20040139362A1 (en) * 2002-07-23 2004-07-15 Soichiro Inaba Data processing apparatus
US20040251970A1 (en) 2003-05-29 2004-12-16 Intel Corporation Method for clock generator lock-time reduction during speedstep transition
US6889331B2 (en) * 2001-08-29 2005-05-03 Analog Devices, Inc. Dynamic voltage control method and apparatus
US20050166073A1 (en) 2004-01-22 2005-07-28 International Business Machines Corporation Method and apparatus to change the operating frequency of system core logic to maximize system memory bandwidth
WO2006000929A2 (fr) 2004-06-21 2006-01-05 Koninklijke Philips Electronics N.V. Gestion de puissance
US7124315B2 (en) * 2002-08-12 2006-10-17 Hewlett-Packard Development Company, L.P. Blade system for using multiple frequency synthesizers to control multiple processor clocks operating at different frequencies based upon user input
US7188261B1 (en) * 2001-05-01 2007-03-06 Advanced Micro Devices, Inc. Processor operational range indicator
US7187742B1 (en) 2000-10-06 2007-03-06 Xilinx, Inc. Synchronized multi-output digital clock manager
US20070064852A1 (en) * 2003-06-18 2007-03-22 Jones Anthony M Clock generation for multiple clock domains
US7350096B2 (en) * 2004-09-30 2008-03-25 International Business Machines Corporation Circuit to reduce power supply fluctuations in high frequency/ high power circuits
US7478259B2 (en) * 2005-10-31 2009-01-13 International Business Machines Corporation System, method and storage medium for deriving clocks in a memory system

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1185303A (ja) * 1997-09-02 1999-03-30 Nippon Steel Corp クロック発生回路
JP3702148B2 (ja) * 1999-05-28 2005-10-05 三洋電機株式会社 Ｐｌｌ装置
JP2001117903A (ja) * 1999-10-22 2001-04-27 Seiko Epson Corp 半導体集積回路装置、マイクロプロセッサ、マイクロコンピュータ及び電子機器
JP2005085164A (ja) * 2003-09-10 2005-03-31 Sharp Corp マルチプロセッサシステムの制御方法およびマルチプロセッサシステム
JP2004152290A (ja) * 2003-10-24 2004-05-27 Renesas Technology Corp 半導体装置
JP2006195602A (ja) * 2005-01-12 2006-07-27 Fujitsu Ltd システムクロック分配装置、システムクロック分配方法
JP2007026075A (ja) * 2005-07-15 2007-02-01 Canon Inc データ処理装置及びデータ処理装置の制御方法
US7639764B2 (en) * 2005-08-17 2009-12-29 Atmel Corporation Method and apparatus for synchronizing data between different clock domains in a memory controller

Patent Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481573A (en) * 1992-06-26 1996-01-02 International Business Machines Corporation Synchronous clock distribution system
US5594895A (en) 1992-12-15 1997-01-14 International Business Machines Corporation Method and apparatus for switching between clock generators only when activity on a bus can be stopped
US20010029590A1 (en) * 1996-11-13 2001-10-11 Intel Corporation Processor having execution core sections operating at different clock rates
US7187742B1 (en) 2000-10-06 2007-03-06 Xilinx, Inc. Synchronized multi-output digital clock manager
US20020169990A1 (en) 2001-03-21 2002-11-14 Sherburne Robert Warren Low power clocking systems and methods
US20020184546A1 (en) 2001-04-18 2002-12-05 Sherburne, Jr Robert Warren Method and device for modifying the memory contents of and reprogramming a memory
US7188261B1 (en) * 2001-05-01 2007-03-06 Advanced Micro Devices, Inc. Processor operational range indicator
US20030014682A1 (en) 2001-06-22 2003-01-16 Schmidt Dominik J. Clock generation systems and methods
US6889331B2 (en) * 2001-08-29 2005-05-03 Analog Devices, Inc. Dynamic voltage control method and apparatus
US20030120963A1 (en) 2001-12-20 2003-06-26 Jahnke Steven R. Variable clocking in an embedded symmetric multiprocessor system
US20040139362A1 (en) * 2002-07-23 2004-07-15 Soichiro Inaba Data processing apparatus
US7124315B2 (en) * 2002-08-12 2006-10-17 Hewlett-Packard Development Company, L.P. Blade system for using multiple frequency synthesizers to control multiple processor clocks operating at different frequencies based upon user input
US20040251970A1 (en) 2003-05-29 2004-12-16 Intel Corporation Method for clock generator lock-time reduction during speedstep transition
US20070064852A1 (en) * 2003-06-18 2007-03-22 Jones Anthony M Clock generation for multiple clock domains
US20050166073A1 (en) 2004-01-22 2005-07-28 International Business Machines Corporation Method and apparatus to change the operating frequency of system core logic to maximize system memory bandwidth
WO2006000929A2 (fr) 2004-06-21 2006-01-05 Koninklijke Philips Electronics N.V. Gestion de puissance
WO2006000929A3 (fr) 2004-06-21 2006-03-30 Koninkl Philips Electronics Nv Gestion de puissance
US20070266268A1 (en) 2004-06-21 2007-11-15 Koninklijke Philips Electronics, N.V. Power Management
US7350096B2 (en) * 2004-09-30 2008-03-25 International Business Machines Corporation Circuit to reduce power supply fluctuations in high frequency/ high power circuits
US7478259B2 (en) * 2005-10-31 2009-01-13 International Business Machines Corporation System, method and storage medium for deriving clocks in a memory system

Non-Patent Citations (7)

* Cited by examiner, † Cited by third party
Title
Anonymous, "Bios and Kernel Developer's Guide for the AMD Athlon(TM) 64 and AMD Opteron(TM) Processors" AMD Athlon 64 Processor Tech. Docs. Page on Internet, Feb. 2006, pp. 261-294.
Anonymous, "Bios and Kernel Developer's Guide for the AMD Athlon™ 64 and AMD Opteron™ Processors" AMD Athlon 64 Processor Tech. Docs. Page on Internet, Feb. 2006, pp. 261-294.
Anonymous, "Enhanced Intel® SpeedStep® Technology for the Intel® Pentium® M Processor-White Paper", Mar. 2004, p. 6.
Feng, W., et al., "Green Destiny and Its Evolving Parts", Jun. 2004, Heidelberg, Germany.
Li, J., et al., "Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors", High-Performance Computer Architecture, The Twelfth International Symposium, Feb. 11, 2006, pp. 77-87, Piscataway, NJ.
Muralimanohar, N., et al., "Power Efficient Resource Scaling in Partitioned Architectures through Dynamic Heterogeneity", Performance Analysis of Systems and Software, IEEE International Symposium, Mar. 19, 2006, pp. 100-111, Piscataway, NJ.
Official Action dated Oct. 12, 2010 received from the Chinese Patent Office in connection with counterpart Chinese Patent Application No. CN 200880011570.3.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110188619A1 (en) * 2010-02-04 2011-08-04 Sony Corporation Electronic circuit, electronic apparatus, and digital signal processing method
US8713345B2 (en) * 2010-02-04 2014-04-29 Sony Corporation Apparatus with a local timing circuit that generates a multi-phase timing signal for a digital signal processing circuit
US20160283333A1 (en) * 2015-03-25 2016-09-29 International Business Machines Corporation Utilizing a processor with a time of day clock error
US20160283334A1 (en) * 2015-03-25 2016-09-29 International Business Machines Corporation Utilizing a processor with a time of day clock error
US20240329718A1 (en) * 2023-03-31 2024-10-03 Stmicroelectronics International N.V. Reduced power consumption circuit and corresponding method

Also Published As

Publication number Publication date
KR20100003727A (ko) 2010-01-11
JP5306319B2 (ja) 2013-10-02
US20080256381A1 (en) 2008-10-16
WO2008125509A3 (fr) 2009-01-22
CN101652737A (zh) 2010-02-17
JP2010524103A (ja) 2010-07-15
TWI417700B (zh) 2013-12-01
WO2008125509A2 (fr) 2008-10-23
CN101652737B (zh) 2013-04-03
TW200907631A (en) 2009-02-16

Similar Documents

Publication Publication Date Title
US8161314B2 (en) Method and system for analog frequency clocking in processor cores
US7917799B2 (en) Method and system for digital frequency clocking in processor cores
US7945804B2 (en) Methods and systems for digitally controlled multi-frequency clocking of multi-core processors
US5815540A (en) Semiconductor integrated circuit device including PLL circuit
US9154142B2 (en) Multi-frequency clock skew control for inter-chip communication in synchronous digital systems
US5317601A (en) Clock distribution system for an integrated circuit device
US8604852B1 (en) Noise suppression using an asymmetric frequency-locked loop
JPH0677950A (ja) 同期クロック分配システム
US8269544B2 (en) Power-supply noise suppression using a frequency-locked loop
CN117075683A (zh) 时钟门控组件、多路复用器组件以及分频组件
CN115543016B (zh) 一种时钟架构及处理模组
O'Mahony et al. The future of electrical I/O for microprocessors
US7501865B1 (en) Methods and systems for a digital frequency locked loop for multi-frequency clocking of a multi-core processor
KR20020045691A (ko) 휴대용 컴퓨터에서의 버스 클럭 주파수 제어장치
KR100681287B1 (ko) 시스템 클럭 분배 장치, 시스템 클럭 분배 방법
WO2024152915A1 (fr) Procédé et appareil de configuration d'horloge pour dispositif logique programmable, et dispositif et support
CN112671403B (zh) 一种时钟分频系统、方法及设备
JP4156529B2 (ja) 選択可能なクロッキング・アーキテクチャ
WO1996035177A1 (fr) Systeme modulaire utilisant des cartes processeur interchangeables
CN112668026A (zh) 一种抗辐照星载tcm装置
KR100278284B1 (ko) 동기 버스 클록 및 프로그래머블 인터페이스를 이용한 클록 스큐 최소화 방법 및 장치
Xiu Electronic Systems?
Xiu Spectrally Pure Clock versus Flexible Clock: Which One Is More Efficient in Driving Future Electronic Systems?
KR20050050401A (ko) 시스템 온 칩에서 동적전압 제어를 위한 클럭 시스템

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JACOBOWITZ, LAWRENCE;RITTER, MARK B.;STIGLIANI, DANIEL J., JR;REEL/FRAME:019151/0454;SIGNING DATES FROM 20070321 TO 20070323

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JACOBOWITZ, LAWRENCE;RITTER, MARK B.;STIGLIANI, DANIEL J., JR;SIGNING DATES FROM 20070321 TO 20070323;REEL/FRAME:019151/0454

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20240417