[go: up one dir, main page]

WO1990008362A3 - Procede d'analyse d'elements de voie d'acces aux donnees - Google Patents

Procede d'analyse d'elements de voie d'acces aux donnees Download PDF

Info

Publication number
WO1990008362A3
WO1990008362A3 PCT/US1990/000266 US9000266W WO9008362A3 WO 1990008362 A3 WO1990008362 A3 WO 1990008362A3 US 9000266 W US9000266 W US 9000266W WO 9008362 A3 WO9008362 A3 WO 9008362A3
Authority
WO
WIPO (PCT)
Prior art keywords
stage
datapath
analyzing
delays
datapath elements
Prior art date
Application number
PCT/US1990/000266
Other languages
English (en)
Other versions
WO1990008362A2 (fr
Inventor
Creighton Satoshi Asato
Suresh Kishorbhai Dholakia
Christoph Ditzen
Original Assignee
Vlsi Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vlsi Technology Inc filed Critical Vlsi Technology Inc
Publication of WO1990008362A2 publication Critical patent/WO1990008362A2/fr
Publication of WO1990008362A3 publication Critical patent/WO1990008362A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3875—Pipelining a single stage, e.g. superpipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Noise Elimination (AREA)
  • Position Fixing By Use Of Radio Waves (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
  • Complex Calculations (AREA)

Abstract

Selon une technique permettant de déterminer les temporisations dans des éléments de voie d'accès aux données à phases multiples, les estimations des temporisations dans chaque phase de l'élément de voie d'accès aux données sont calculées selon l'équation suivante: Ds=DbNb+C; dans laquelle Ds représente la temporisation estimée de phase, Db représente une temporisation associée aux communications entre bits se trouvant dans la phase, Nb représente le nombre de bits se trouvant dans l'élément de voie d'accès aux données, et C est une constante. On utilise les temporisations de phase estimées afin de déterminer les positions des phases de traitement ''pipeline'' dans l'élément de voie d'accès aux données.
PCT/US1990/000266 1989-01-13 1990-01-12 Procede d'analyse d'elements de voie d'acces aux donnees WO1990008362A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US29705789A 1989-01-13 1989-01-13
US297,057 1989-01-13

Publications (2)

Publication Number Publication Date
WO1990008362A2 WO1990008362A2 (fr) 1990-07-26
WO1990008362A3 true WO1990008362A3 (fr) 1990-09-07

Family

ID=23144674

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1990/000266 WO1990008362A2 (fr) 1989-01-13 1990-01-12 Procede d'analyse d'elements de voie d'acces aux donnees

Country Status (4)

Country Link
JP (1) JPH04502677A (fr)
DE (1) DE4090021T (fr)
GB (1) GB2244829B (fr)
WO (1) WO1990008362A2 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519626A (en) * 1993-07-09 1996-05-21 Hewlett-Packard Company Method of dividing a pipelined stage into two stages in a computer-aided design system
JPH07141148A (ja) * 1993-11-16 1995-06-02 Kanebo Ltd パイプライン並列乗算器
US9110689B2 (en) * 2012-11-19 2015-08-18 Qualcomm Technologies, Inc. Automatic pipeline stage insertion

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3875391A (en) * 1973-11-02 1975-04-01 Raytheon Co Pipeline signal processor
US4263651A (en) * 1979-05-21 1981-04-21 International Business Machines Corporation Method for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocks
US4549280A (en) * 1982-12-20 1985-10-22 Sperry Corporation Apparatus for creating a multiplication pipeline of arbitrary size
US4736333A (en) * 1983-08-15 1988-04-05 California Institute Of Technology Electronic musical instrument
US4799182A (en) * 1984-10-16 1989-01-17 The Commonwealth Of Australia Cellular floating-point serial pipelined multiplier
JPS61114338A (ja) * 1984-11-09 1986-06-02 Hitachi Ltd 乗算器
US4736335A (en) * 1984-11-13 1988-04-05 Zoran Corporation Multiplier-accumulator circuit using latched sums and carries
US4698760A (en) * 1985-06-06 1987-10-06 International Business Machines Method of optimizing signal timing delays and power consumption in LSI circuits
US4827428A (en) * 1985-11-15 1989-05-02 American Telephone And Telegraph Company, At&T Bell Laboratories Transistor sizing system for integrated circuits
US4811260A (en) * 1986-11-13 1989-03-07 Fujitsu Limited Signal processing circuit

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
IEEE Transactions on Computers, Vol. C-27, No. 9, September 1978, IEEE, J.R. JUMP et al.: "Effective Pipelining of Digital Systems", pages 855-865 see page 856, column 2, lines 46-49; page 857, column 1, lines 8-10; page 859, column 1, line 31 - column 2, line 20; figures 1,3 *
Proc. IEEE International Conference on Acoustics, Speech and Signal Processing, Tampa, Florida, 26-29 March 1985, Vol. 4, IEEE, C.E. HAUCK et al.: "The Systematic Exploration of Pipelined Array Multiplier Performance", pages 1461-1464 see page 1462, column 1, lines 51-62; page 1462, column 2, lines 30-36; figures 1-5 *
Proc. of the Custom Integrated Circuits Conference, San Diego, 15-18 May 1989, IEEE, (New York, US), C. ASATO et al.: "A Datapath Multiplier with Automatic Insertion of Pipeline Stages", pages 23.2.1-23.2.4 see the whole article *

Also Published As

Publication number Publication date
GB2244829B (en) 1993-01-13
GB9114332D0 (en) 1991-09-04
DE4090021T (fr) 1991-11-21
WO1990008362A2 (fr) 1990-07-26
JPH04502677A (ja) 1992-05-14
GB2244829A (en) 1991-12-11

Similar Documents

Publication Publication Date Title
WO2003069822A3 (fr) Procede d'adaptation du debit
CA2309681A1 (fr) Correlation efficace sur une fenetre glissante
IT8124626A0 (it) Impedenza di terminazione di linea di adattamento sintetizzata in modo digitale, automatico.
AU4328385A (en) Method and compositions for helmintic, arthropod ectoparasitic and acaridal infections with novel agents
GB2328465A (en) Method and apparatus using coiled-in-coiled tubing
CA2067669A1 (fr) Methode et appareil d'evaluation de sequences de donnees transmises utilisant un algorithme de viterbi
DE3788010D1 (de) Mehrstufiges Multiplizier- und Addiergerät für Digitalsignale.
AU7724381A (en) Building construction system, component parts and method for assembling same
AU7056500A (en) Apparatus and methods for receiving information using variable length accumulation searchers
ATE156946T1 (de) Abtastfrequenzumsetzer
WO2004021394A3 (fr) Procede, systeme et dispositif d'optimisation d'une variable de spectrometrie par transformation fourier
AU2001260887A1 (en) Radio reciever and channel estimator
IT1196333B (it) Maltosio deidrogenasi,sua produzione,metodo analitico che lo utilizza e sue composizioni
DE68924051D1 (de) Vielfacher Ein-/Ausgabe-Kanal.
Guangchang Initial and nonlinear oblique boundary value problems for fully nonlinear parabolic equations
WO1990008362A3 (fr) Procede d'analyse d'elements de voie d'acces aux donnees
WO2003034172A3 (fr) Procede et dispositif pour calculer le resultat d'une exponentiation
CA2302398A1 (fr) Procede et systeme d'approximation d'une ligne a constantes reparties
EP0782261A3 (fr) Système de mise à jour pour une configuration d'un filtre égalisateur adaptatif
CA2326873A1 (fr) Appareil de reception, appareil de transmission et appareil de transmission ou de reception de la tonalite
FI840020L (fi) Flissaol, vars saollkorg delats i tvao block.
EP0395424A3 (fr) Filtre et méthode pour générer du bruit blanc de manière numérique
FI851901A7 (fi) Siivillä varustettu kompressori.
CHOU et al. One-sided prediction intervals for 3-stage sampling from a normal population
DK492085D0 (da) Fluorescenspolarisationsbestemmelse, reagenser og fremgangsmaade til fremstilling af reagenser til bestemmelse af digitoxin

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): DE GB JP

AK Designated states

Kind code of ref document: A3

Designated state(s): DE GB JP

RET De translation (de og part 6b)

Ref document number: 4090021

Country of ref document: DE

Date of ref document: 19911121

WWE Wipo information: entry into national phase

Ref document number: 4090021

Country of ref document: DE