[go: up one dir, main page]

WO1997004567A1 - Procede et appareil pour eliminer des trames dans un dispositif de communications - Google Patents

Procede et appareil pour eliminer des trames dans un dispositif de communications Download PDF

Info

Publication number
WO1997004567A1
WO1997004567A1 PCT/US1996/011960 US9611960W WO9704567A1 WO 1997004567 A1 WO1997004567 A1 WO 1997004567A1 US 9611960 W US9611960 W US 9611960W WO 9704567 A1 WO9704567 A1 WO 9704567A1
Authority
WO
WIPO (PCT)
Prior art keywords
cell
cells
buffer
frame
communications device
Prior art date
Application number
PCT/US1996/011960
Other languages
English (en)
Inventor
Stephen A. Caldara
Stephen A. Hauser
Thomas A. Manning
David N. Peck
Original Assignee
Fujitsu Network Communications, Inc.
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Network Communications, Inc., Fujitsu Limited filed Critical Fujitsu Network Communications, Inc.
Priority to EP96924631A priority Critical patent/EP0872086A4/fr
Priority to PCT/US1996/011960 priority patent/WO1997004567A1/fr
Priority to AU65032/96A priority patent/AU6503296A/en
Priority to JP9506892A priority patent/JPH11510014A/ja
Publication of WO1997004567A1 publication Critical patent/WO1997004567A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/18—End to end
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17375—One dimensional, e.g. linear array, ring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46—Interconnection of networks
    • H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
    • H04L12/4608—LAN interconnection over ATM networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L12/5602—Bandwidth control in ATM Networks, e.g. leaky bucket
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/11—Identifying congestion
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/26—Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/26—Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
    • H04L47/266—Stopping or restarting the source, e.g. X-on or X-off
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/29—Flow control; Congestion control using a combination of thresholds
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/30—Flow control; Congestion control in combination with information about buffer occupancy at either end or at transit nodes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H04L47/62—Queue scheduling characterised by scheduling criteria
    • H04L47/621—Individual queue per connection or flow, e.g. per VC
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105—ATM switching elements
    • H04L49/106—ATM switching elements using space switching, e.g. crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105—ATM switching elements
    • H04L49/107—ATM switching elements using shared medium
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1515—Non-blocking multistage, e.g. Clos
    • H04L49/153—ATM switching fabrics having parallel switch planes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • H04L49/1576—Crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H04L49/201—Multicast operation; Broadcast operation
    • H04L49/203—ATM switching fabrics with multicast or broadcast capabilities
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/255—Control mechanisms for ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/256—Routing or path finding in ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H04L49/309—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/45—Arrangements for providing or supporting expansion
    • H04L49/455—Provisions for supporting expansion in ATM switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/552—Prevention, detection or correction of errors by ensuring the integrity of packets received through redundant connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/555—Error detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W28/00—Network traffic management; Network resource management
    • H04W28/02—Traffic management, e.g. flow control or congestion control
    • H04W28/10—Flow control between communication endpoints
    • H04W28/14—Flow control between communication endpoints using intermediate storage
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5614—User Network Interface
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5614—User Network Interface
    • H04L2012/5616—Terminal equipment, e.g. codecs, synch.
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5625—Operations, administration and maintenance [OAM]
    • H04L2012/5627—Fault tolerance and recovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5628—Testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5629—Admission control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5629—Admission control
    • H04L2012/5631—Resource management and allocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5629—Admission control
    • H04L2012/5631—Resource management and allocation
    • H04L2012/5632—Bandwidth allocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5629—Admission control
    • H04L2012/5631—Resource management and allocation
    • H04L2012/5632—Bandwidth allocation
    • H04L2012/5634—In-call negotiation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5629—Admission control
    • H04L2012/5631—Resource management and allocation
    • H04L2012/5632—Bandwidth allocation
    • H04L2012/5635—Backpressure, e.g. for ABR
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/564—Connection-oriented
    • H04L2012/5642—Multicast/broadcast/point-multipoint, e.g. VOD
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/564—Connection-oriented
    • H04L2012/5643—Concast/multipoint-to-point
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5647—Cell loss
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5647—Cell loss
    • H04L2012/5648—Packet discarding, e.g. EPD, PTD
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5649—Cell delay or jitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5651—Priority, marking, classes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5672—Multiplexing, e.g. coding, scrambling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5679—Arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management
    • H04L2012/5682—Threshold; Watermark
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management
    • H04L2012/5683—Buffer or queue management for avoiding head of line blocking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5685—Addressing issues
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence

Definitions

  • This invention relates generally to telecommunications and more specifically to a method and apparatus for discarding frames in a communications device.
  • ATM communications networks are often interfaced to existing communications networks.
  • Examples of communications networks include the telephone network, ISDN networks, frame relay networks, ethernet networks, and/or token ring networks.
  • Some existing communication networks that are interfaced to ATM communication networks use frames of information to communicate. When frames are transported through an ATM communications network, the frames are typically broken up into a series of ATM cells wherein the end of a frame is indicated by information in the header of the ATM cell.
  • the invention comprises a method and apparatus for discarding frames in a communications network using a series of cells for communication.
  • the invention allows frames to be assigned different priorities such that frames having different priorities may be discarded at different levels of congestion.
  • One aspect of the invention is a method for discarding frames in a communications device.
  • a plurality of cells are received representing a plurality of frames wherein each cell comprises a data portion and a header portion including a cell loss priority indicator. At least some of the cells are stored in a buffer. When a first cell including an end of frame marker is received, it is determined if the number of cells in the buffer exceeds a first threshold.
  • the second cell comprises a cell including an end of frame marker.
  • the invention has several important technical advantages.
  • the invention allows more efficient use of bandwidth in an ATM communications network as an entire frame comprising a series of cells is discarded when congestion occurs, rather than only discarding a portion of the frame.
  • the cells in that frame will remain undiscarded unless an overrun condition is detected or the buffer pool limit is exceeded.
  • the invention allows cells of a frame to be marked with multiple priority levels using header information of the ATM cells. This feature of the invention allows frames to be discarded at varying levels of congestion depending upon their priority. A lower priority frame will be discarded at a lower level of congestion. The invention may therefore increase the throughput of high priority frames.
  • prioritized frame discard frames may be marked as high priority when they use bandwidth below the committed information rate of the frame based communications network and as low priority when they use bandwidth above the committed information rate of the frame based communications network.
  • An ATM communications network employing the present invention may then first discard frames that were sent above the committed information rate, providing a fairer distribution of bandwidth among users of the frame based communications network.
  • prioritized frame discarding may be used as an input filter in a communications network where the end stations are not flow controlled.
  • FIGURE 1 illustrates a block diagram of a communications device constructed in accordance with the teachings of the invention.
  • FIGURE 2 illustrates a flow chart describing the steps of discarding frames in accordance with the invention.
  • FIGURES 1 through 2 of the drawings like numerals being used for like and corresponding parts of the various drawings.
  • FIGURE 1 illustrates a communications device 10 constructed in accordance with the teachings of the invention.
  • communications device 10 comprises a switching node in an ATM communications network.
  • Communications device 10 could be any type of communications device in a communications network employing a series of cells to pass frames of information through the communications network.
  • Communications device 10 comprises a series of input processors 12 coupled to a switch fabric 14. Each input processor 12 is connected to one or more sources of input data. Input processor 12 processes the input data, discards cells as necessary, and passes non-discarded cells to switch fabric 14. Input processor 12 may also convert varying types of data into a series of ATM cells.
  • Input processor 12 further comprises processor 16, queue pointers 18, and buffer memory 20.
  • Input processor 12 comprises an application specific integrated circuit (ASIC) but could also be any type of electronic circuitry operable to perform the functions described below.
  • ASIC application specific integrated circuit
  • Processor 16 controls the discarding of cells in communications device 10.
  • Cells received by input processor 12 that are not discarded by processor 16 are stored in queues in buffer memory 20.
  • each virtual connection is associated with its own queue in buffer memory 20.
  • Pointers stored in queue pointer memory 18 are used to keep track of the front and back of each queue in buffer memory 20.
  • Each queue associated with a virtual connection may also be referred to as a buffer.
  • Input processor 16 determines a maximum size for a queue associated with a specific virtual connection and stored in buffer memory 20.
  • processor 16 may assign a buffer associated with a virtual connection to a pool of buffers associated with other virtual connections.
  • processor 16 may also place a limit on the maximum number of cells that may be contained in a buffer pool besides limiting the number of cells that may be contained in an individual buffer.
  • Processor 16 also maintains counters reflecting the number of cells in a particular buffer associated with a virtual connection. If multiple buffers are associated with a virtual connection, then processor 16 may maintain a counter for each of the multiple buffers. Processor 16 uses the buffer counters to monitor congestion and discard frames if congestion exceeds certain thresholds.
  • processor 16 maintains two levels of priority for frames and two congestion thresholds corresponding to those levels of priority.
  • Processor 16 could maintain a greater or a lesser number of priority levels without departing from the scope of the invention.
  • lower priority frames are discarded after a lower threshold of congestion is encountered while higher priority frames are discarded after a higher level of congestion is encountered.
  • This embodiment uses the cell loss priority bit in the header of ATM cells making up a frame to determine the priority of a frame. When the cell loss priority bit has a value of zero, then the frame is considered to be a high priority frame. When the cell loss priority bit is set to one, then the frame is considered to be a low priority frame.
  • This embodiment uses the cell loss priority bit of the first cell of the frame to make a determination of whether a frame should be discarded. Ordinarily, the cell loss priority bit of each cell in a frame will have the same value. Other header information could be used to indicate priority without departing from the scope of the invention.
  • processor 16 checks for congestion at frame boundaries. If a cell has an end of frame indicator, then processor 16 checks to determine whether either the low congestion threshold or high congestion threshold has been exceeded. If the low congestion threshold has been exceeded, then a state variable is set to indicate that any subsequent frames having low priority (cell loss priority bit equals one) are to be discarded. If the high congestion threshold has been exceeded, then a state variable is set to indicate that any subsequent frame should be discarded. In either case, the end of frame cell is not discarded. If neither congestion threshold was exceeded at a frame boundary, then the state variables are set to a non-discard state so that the subsequent frame will not be discarded.
  • Processor 16 determines whether or not a cell contains user data or other data using the payload type indicator for the cell. The payload type indicator appears in the header of the ATM cell. If the check at the end of a frame reveals that the high congestion threshold has been exceeded, then all of the cells in the subsequent frame are discarded, with the exception of the end of frame cell, and processor 16 again determines the state of congestion at the end of the discarded frame.
  • processor 16 will again check the level of congestion at the end of the discarded frame.
  • Processor 16 may also discard portions of frames when congestion has become so critical that either a buffer overrun has occurred or the number of cells in a buffer pool has reached the pool limit associated with that buffer pool.
  • Processor 16 causes cells in discarded frames to be discarded before they are placed in buffer memory 20. This aspect of the invention allows easier manipulation of the queue pointers stored in queue pointer memory 18 as rearranging of the queues is unnecessary.
  • FIGURE 2 illustrates a flow chart describing the method by which input processor 12 of FIGURE 1 discards frames.
  • the method illustrated in FIGURE 2 employs two state variables to determine whether or not to discard frames.
  • the first state variable, discard frame state is set when the level of congestion has reached a point at which all frames should be discarded and cleared otherwise.
  • the second state variable, discard CLP1 frame state is set when the level of congestion is high enough to discard frames having a cell loss priority equal to one (low priority) . This variable is cleared otherwise.
  • step 22 The method begins in step 22 with initialization. Initially, the state variables are cleared in step 22.
  • step 24 a cell is received.
  • step 26 it is determined if the cell is user data or an end of frame cell, if the cell loss priority is equal to one, and if the discard CLP1 frame state is set.
  • a cell is considered to be user data when its payload type indicator equals 0 or 2.
  • a cell is considered to be an end of frame cell when its payload type indicator is equal to 1 or 3.
  • the payload type indicator appears in the header of the ATM cell. If all of the conditions are met in step 26, then the current frame is to be discarded as it has a cell loss priority equal to 1, the level of congestion is sufficiently high to discard frames of that type, and the frame contains user data.
  • step 28 the discard frame state variable is set in step 28. Following step 28 or if all the conditions were not met in step 26, the procedure continues in step 30. Note that step 26 depends upon the state of the discard CLP1 frame state variable which is only altered when processing an end of frame cell at the frame boundary.
  • step 30 it is determined whether the cell has an end of frame marker. If not, then the process continues in step 44. If so, then a frame boundary has been reached and the congestion in the network should be examined. Accordingly, the process continues in step 32 where it is determined whether the buffer has reached the high congestion threshold. If so, then the discard frame state variable is set in step 42 and the procedure continues in step 44. If not, then the discard frame state variable is cleared in step 34 in case the variable was set for the previous frame. Then, in step 36, it is determined whether the buffer has reached the low congestion threshold. If not, then the discard CLPl frame state variable is cleared in step 38 in case it had been set for the previous frame. If the low congestion threshold has been reached, then the discard CLPl frame state variable is set in step 40.
  • step 44 it is determined whether the pool limit has been exceeded or a buffer overrun condition has occurred.
  • several virtual connections may share a buffer pool. If the limit of this buffer pool is exceeded, then the current cell should be discarded immediately in step 46 as there is no place to put the cell. Similarly, if a buffer overrun has occurred, the cell should also be discarded in step 46 even though such a discard may occur in the middle of a frame.
  • step 48 it is determined if the cell is user data or an end of frame cell. If not, then the procedure returns to step 24 to receive the next cell. If so, then the discard frame state is set in step 50.
  • step 50 Setting the discard frame state in step 50 will cause the rest of the frame from which the cell was discarded in step 46 to also be discarded. Because one cell of the frame was already discarded, the rest should also be discarded to avoid wasting bandwidth. As above, the end of frame cell will still be sent if the buffer overrun condition or pool limit overrun condition is no longer present when the end of frame cell is received.
  • step 52 it is determined whether the discard frame state variable is set and whether the current cell contains user data. If not, then the procedure returns to step 24 to process the next cell. If so, then the current cell is discarded in step 54 and the procedure then loops back to step 24.
  • the process in FIGURE 2 thus checks for congestion at frame boundaries as each end of frame cell is received. If the level of congestion exceeds the predetermined threshold appropriate for the following frame, then the cells of the following frame with the exception of the end of frame cell are discarded. This process thus utilizes network bandwidth more efficiently and allows prioritized discarding of frames.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

L'invention concerne un procédé et un appareil pour éliminer les trames dans un dispositif de communications. Selon le procédé de l'invention, l'appareil reçoit (24) une pluralité de cellules, lesquelles représentent une pluralité de trames, chaque cellule comprenant une portion de données et une portion d'en-tête avec un indicateur de priorité de perte de cellule. Au moins certaines des cellules sont enregistrées dans une mémoire tampon. L'appareil détermine si le nombre de cellules dans le tampon dépasse un premier seuil (32) quand une première cellule comprenant un marqueur de fin de fichier est reçue (30). Une série de cellules reçues entre la première cellule et la seconde cellule est éliminée (42) lorsque le premier seuil est dépassé dans l'étape de détermination et lorsque l'indicateur de priorité de perte de cellule pour une cellule d'une série de cellules est mis dans un premier état. La seconde cellule comprend une cellule avec un marqueur de fin de fichier de trames.
PCT/US1996/011960 1995-07-19 1996-07-18 Procede et appareil pour eliminer des trames dans un dispositif de communications WO1997004567A1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP96924631A EP0872086A4 (fr) 1995-07-19 1996-07-18 Procede et appareil pour eliminer des trames dans un dispositif de communications
PCT/US1996/011960 WO1997004567A1 (fr) 1995-07-19 1996-07-18 Procede et appareil pour eliminer des trames dans un dispositif de communications
AU65032/96A AU6503296A (en) 1995-07-19 1996-07-18 Method and apparatus for discarding frames in a communications device
JP9506892A JPH11510014A (ja) 1995-07-19 1996-07-18 通信装置内でフレームを廃棄する方法及び装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US149895P 1995-07-19 1995-07-19
US60/001,498 1995-07-19
PCT/US1996/011960 WO1997004567A1 (fr) 1995-07-19 1996-07-18 Procede et appareil pour eliminer des trames dans un dispositif de communications

Publications (1)

Publication Number Publication Date
WO1997004567A1 true WO1997004567A1 (fr) 1997-02-06

Family

ID=38659719

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/011960 WO1997004567A1 (fr) 1995-07-19 1996-07-18 Procede et appareil pour eliminer des trames dans un dispositif de communications

Country Status (4)

Country Link
EP (1) EP0872086A4 (fr)
JP (1) JPH11510014A (fr)
AU (1) AU6503296A (fr)
WO (1) WO1997004567A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3687501B2 (ja) 2000-07-05 2005-08-24 日本電気株式会社 パケット交換機の送信キュー管理システム及び管理方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4953157A (en) * 1989-04-19 1990-08-28 American Telephone And Telegraph Company Programmable data packet buffer prioritization arrangement
US5361372A (en) * 1991-12-27 1994-11-01 Digital Equipment Corporation Memory management for data transmission networks
US5394396A (en) * 1990-10-19 1995-02-28 Fujitsu Limited Supervision control system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2272612B (en) * 1992-11-06 1996-05-01 Roke Manor Research Improvements in or relating to ATM signal processors

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4953157A (en) * 1989-04-19 1990-08-28 American Telephone And Telegraph Company Programmable data packet buffer prioritization arrangement
US5394396A (en) * 1990-10-19 1995-02-28 Fujitsu Limited Supervision control system
US5361372A (en) * 1991-12-27 1994-11-01 Digital Equipment Corporation Memory management for data transmission networks

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP0872086A4 *

Also Published As

Publication number Publication date
AU6503296A (en) 1997-02-18
EP0872086A1 (fr) 1998-10-21
EP0872086A4 (fr) 2001-07-18
JPH11510014A (ja) 1999-08-31

Similar Documents

Publication Publication Date Title
US5822540A (en) Method and apparatus for discarding frames in a communications device
US5838904A (en) Random number generating apparatus for an interface unit of a carrier sense with multiple access and collision detect (CSMA/CD) ethernet data network
US5483526A (en) Resynchronization method and apparatus for local memory buffers management for an ATM adapter implementing credit based flow control
EP0577359B1 (fr) Contrôle de congestion dans des réseaux à grande vitesse
US5654962A (en) Error detection and correction method for an asynchronous transfer mode (ATM) network device
US5640399A (en) Single chip network router
US5802287A (en) Single chip universal protocol multi-function ATM network interface
US5668809A (en) Single chip network hub with dynamic window filter
US6396809B1 (en) Method for signaling in a high speed communication system
CA2130403C (fr) Systeme de commutation mta et methode de controle de cellules
US6144636A (en) Packet switch and congestion notification method
EP0763915B1 (fr) Dispositif et méthode de transfert de paquets, appropriés pour un grand nombre de portes d'entrée
US6097698A (en) Cell loss balance system and method for digital network
US7400638B2 (en) Apparatus and methods for managing packets in a broadband data stream
WO1996000487A1 (fr) Systeme et procede pour fournir de multiples priorites de perte et de service
WO1996000474A1 (fr) Processeur de paquets ayant des fonctions de priorite de service et de priorite de perte
WO1996029798A1 (fr) Abandon des premiers paquets ou cellules recus dans un protocole a organe tampon, dans des reseaux de contre-reaction
EP0788288A2 (fr) ContrÔle de cours à un système de communication avec actionneur cellulaire
US7164687B2 (en) Queue control method and relay apparatus using the method
KR100258157B1 (ko) 가상 회로의 우선 순위 제어 방법 및 그 장치
US5701291A (en) ATM systems
US6504824B1 (en) Apparatus and method for managing rate band
EP0872086A1 (fr) Procede et appareil pour eliminer des trames dans un dispositif de communications
US7477596B1 (en) Policing engine providing dynamic adjustment of peak and sustained data cell rates and efficient transfer of AAL5 cells
JP2002217969A (ja) データ中継装置及びデータ中継方法

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG UZ VN AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref country code: JP

Ref document number: 1997 506892

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1996924631

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 1996924631

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: CA

WWW Wipo information: withdrawn in national office

Ref document number: 1996924631

Country of ref document: EP