[go: up one dir, main page]

WO1998006019A3 - Simulated program execution error detection method and apparatus - Google Patents

Simulated program execution error detection method and apparatus Download PDF

Info

Publication number
WO1998006019A3
WO1998006019A3 PCT/US1997/014051 US9714051W WO9806019A3 WO 1998006019 A3 WO1998006019 A3 WO 1998006019A3 US 9714051 W US9714051 W US 9714051W WO 9806019 A3 WO9806019 A3 WO 9806019A3
Authority
WO
WIPO (PCT)
Prior art keywords
model
program
execution
error detection
simulated
Prior art date
Application number
PCT/US1997/014051
Other languages
French (fr)
Other versions
WO1998006019A2 (en
Inventor
William R Bush
Jonathan D Pincus
Richard E Wilbur
Debby Majors-Degnan
David Jon Sielaff
Original Assignee
Intrinsa Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intrinsa Corp filed Critical Intrinsa Corp
Priority to JP50825598A priority Critical patent/JP4633203B2/en
Priority to AU40589/97A priority patent/AU4058997A/en
Publication of WO1998006019A2 publication Critical patent/WO1998006019A2/en
Publication of WO1998006019A3 publication Critical patent/WO1998006019A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/3604—Analysis of software for verifying properties of programs
    • G06F11/3608—Analysis of software for verifying properties of programs using formal methods, e.g. model checking, abstract interpretation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Stored Programmes (AREA)

Abstract

A computer program error detection system that by simulating execution of program statements (104) detects errors in the program. An internal format structure (110) is retrieved along with a list of all functions defined by the program. The internal format structure is analyzed (202) to determine all call and function ordering. External behavior models corresponding to the function calls are stored in a model table (118). As control flow paths are traversed, a structural memory model is maintained to represent the effects of the simulated execution statement upon that path. A statement is simulated by executing a built-in model of the operation, while a function call is emulated by executing the external behavior model. The execution of the behavioral model updates the structural memory model. Information describing the memory model is logged for auto-modelling purposes. The auto-modelling information logged is analyzed (202), errors are detected/reported (106), and the results of each path are processed.
PCT/US1997/014051 1996-08-07 1997-08-06 Simulated program execution error detection method and apparatus WO1998006019A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP50825598A JP4633203B2 (en) 1996-08-07 1997-08-06 Method and apparatus for detecting execution error of simulated program
AU40589/97A AU4058997A (en) 1996-08-07 1997-08-06 Simulated program execution error detection method and apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US69477096A 1996-08-07 1996-08-07
US08/694,770 1996-08-07

Publications (2)

Publication Number Publication Date
WO1998006019A2 WO1998006019A2 (en) 1998-02-12
WO1998006019A3 true WO1998006019A3 (en) 1998-03-26

Family

ID=24790203

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/014051 WO1998006019A2 (en) 1996-08-07 1997-08-06 Simulated program execution error detection method and apparatus

Country Status (3)

Country Link
JP (1) JP4633203B2 (en)
AU (1) AU4058997A (en)
WO (1) WO1998006019A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8448139B2 (en) 2009-10-05 2013-05-21 International Business Machines Corporation Automatic correction of application based on runtime behavior
US9280406B2 (en) 2009-10-05 2016-03-08 International Business Machines Corporation Automatic correction of application based on runtime behavior

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU3867500A (en) * 1999-03-04 2000-09-21 Origins Software Company Automatic consistency checking of computer programs
CN110489314B (en) * 2019-07-05 2022-07-12 中国平安人寿保险股份有限公司 Model anomaly detection method and device, computer equipment and storage medium
KR102491925B1 (en) * 2021-02-26 2023-01-26 고려대학교 산학협력단 Apparatus and method for analysing promgram
KR102543663B1 (en) * 2021-07-29 2023-06-15 국방과학연구소 Software verification method of electronic apparatus

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5325533A (en) * 1993-06-28 1994-06-28 Taligent, Inc. Engineering system for modeling computer programs
US5446900A (en) * 1992-07-24 1995-08-29 Microtec Research, Inc. Method and apparatus for statement level debugging of a computer program
US5481705A (en) * 1992-06-29 1996-01-02 Canon Kabushiki Kaisha Method for executing a program with branch-to modifying instructions
US5574854A (en) * 1993-06-30 1996-11-12 Microsoft Corporation Method and system for simulating the execution of a computer program
US5581696A (en) * 1995-05-09 1996-12-03 Parasoft Corporation Method using a computer for automatically instrumenting a computer program for dynamic debugging
US5583988A (en) * 1994-03-09 1996-12-10 National Instruments Corporation Method and apparatus for providing runtime checking features in a compiled programming development environment
US5590329A (en) * 1994-02-04 1996-12-31 Lucent Technologies Inc. Method and apparatus for detecting memory access errors
US5687375A (en) * 1994-10-14 1997-11-11 International Business Machines Corporation Debugging of High Performance Fortran programs with backup breakpoints

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481705A (en) * 1992-06-29 1996-01-02 Canon Kabushiki Kaisha Method for executing a program with branch-to modifying instructions
US5446900A (en) * 1992-07-24 1995-08-29 Microtec Research, Inc. Method and apparatus for statement level debugging of a computer program
US5325533A (en) * 1993-06-28 1994-06-28 Taligent, Inc. Engineering system for modeling computer programs
US5574854A (en) * 1993-06-30 1996-11-12 Microsoft Corporation Method and system for simulating the execution of a computer program
US5590329A (en) * 1994-02-04 1996-12-31 Lucent Technologies Inc. Method and apparatus for detecting memory access errors
US5583988A (en) * 1994-03-09 1996-12-10 National Instruments Corporation Method and apparatus for providing runtime checking features in a compiled programming development environment
US5687375A (en) * 1994-10-14 1997-11-11 International Business Machines Corporation Debugging of High Performance Fortran programs with backup breakpoints
US5581696A (en) * 1995-05-09 1996-12-03 Parasoft Corporation Method using a computer for automatically instrumenting a computer program for dynamic debugging

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
IEEE PARALLEL AND DISTRIBUTED TECHNOLOGY, Vol. 3, No. 4, 1995, ROSENBLUM M. et al., "Complete Computer System Simulation: the SimOs Approach", pages 34-43. *
IEEE, 1994, MALLOY B.A., "Trace-Driven and Program-Driven Simulation: A Comparison, MASCOTS '94: Modeling, Analysis and Simulation Int'l Workshop", pages 395-396. *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8448139B2 (en) 2009-10-05 2013-05-21 International Business Machines Corporation Automatic correction of application based on runtime behavior
US9280406B2 (en) 2009-10-05 2016-03-08 International Business Machines Corporation Automatic correction of application based on runtime behavior
US9886372B2 (en) 2009-10-05 2018-02-06 International Business Machines Corporation Automatic correction of application based on runtime behavior

Also Published As

Publication number Publication date
JP2002515996A (en) 2002-05-28
WO1998006019A2 (en) 1998-02-12
AU4058997A (en) 1998-02-25
JP4633203B2 (en) 2011-02-16

Similar Documents

Publication Publication Date Title
KR100463809B1 (en) Method and apparatus for correcting errors in computer systems
AU651453B2 (en) Improved software debugging system and method especially adapted for code debugging within a multi-architecture environment
Olsson et al. A dataflow approach to event‐based debugging
DE69510801D1 (en) METHOD AND DEVICE FOR MODELING COMPUTER PROCESS OPERATING EQUIPMENT
WO2002001362A3 (en) Debugging coordination-centric software systems based on executions of the software systems
EP0327196A3 (en) Processor simulation
WO2001086876A3 (en) Method and system for hardware simulation
CN106154865A (en) Vehicle-mounted bus simulation model self-generation method and system
CN117215963B (en) Simulator program checkpoint saving and restoring method, system and related equipment
WO1998006019A3 (en) Simulated program execution error detection method and apparatus
CN112380133A (en) Method and device for simulating instruction set simulator by using function library
CN109697164A (en) Test method, device, storage medium and the terminal of App have been adjusted in browser
CN112380800A (en) Automatic evaluation online FPGA (field programmable Gate array) experiment platform and related method
CN117194186A (en) Data processing method and device for dynamic analysis of behavior tree
JP3720442B2 (en) ROM cartridge with debug function
WO2006018765A3 (en) Error response by a data processing system and peripheral device
Henderson et al. A spreadsheet interface for analog design knowledge capture and re-use
JPH06282462A (en) Semiconductor test equipment control program debug method
JP2525913Y2 (en) LSI logic simulation device
CN118964213A (en) App self-test system, method, electronic device and storage medium
JPH0821043B2 (en) Simulation method
US20210303444A1 (en) Method, apparatus and computer program and user interface and technique to debug software code
JPH05250221A (en) Simulator execution system
CN120386709A (en) Data code debugging method and terminal
Darcy et al. Using Stimulation to Develop and Port Software

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT

AK Designated states

Kind code of ref document: A3

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
CFP Corrected version of a pamphlet front page

Free format text: REVISED ABSTRACT RECEIVED BY THE INTERNATIONAL BUREAU AFTER COMPLETION OF THE TECHNICAL PREPARATIONS FOR INTERNATIONAL PUBLICATION

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: CA

122 Ep: pct application non-entry in european phase