[go: up one dir, main page]

WO1998006194A1 - Procede et dispositif de synchronisation d'horloge de reseau - Google Patents

Procede et dispositif de synchronisation d'horloge de reseau Download PDF

Info

Publication number
WO1998006194A1
WO1998006194A1 PCT/US1997/013555 US9713555W WO9806194A1 WO 1998006194 A1 WO1998006194 A1 WO 1998006194A1 US 9713555 W US9713555 W US 9713555W WO 9806194 A1 WO9806194 A1 WO 9806194A1
Authority
WO
WIPO (PCT)
Prior art keywords
node
rate adjustment
adjustment factor
synchronization
time
Prior art date
Application number
PCT/US1997/013555
Other languages
English (en)
Inventor
David J. Warman
Mark A. Lacas
Alexander Stoll
Original Assignee
Medialink Technologies Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Medialink Technologies Corporation filed Critical Medialink Technologies Corporation
Publication of WO1998006194A1 publication Critical patent/WO1998006194A1/fr

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658Clock or time synchronisation among packet nodes
    • H04J3/0661Clock or time synchronisation among packet nodes using timestamps
    • H04J3/0664Clock or time synchronisation among packet nodes using timestamps unidirectional timestamps

Definitions

  • each node on the bus network 20, whether a bridge 26 of a personal computer 22 or a device interface 35 of an electronic device 28, is equipped with a time synchronization circuit 43 and an internal clock 42.
  • the internal clock 42 generates clock pulses at a frequency of approximately 10 MHz.
  • first field 66 identifies the packet as a synchronization packet.
  • a second field 68 identifies the source node sending the synchronization packet, i.e., the lowest numbered node.
  • a third field 70 contains a snapshot of the time value in microseconds at which the synchronization packet 64 was transmitted by the lowest numbered node. Further, the third field 70 contains a synchronization interval, Sp, which is determined by the overlying network protocol to be the time interval between transmission of synchronization packets 64.
  • the STR 94 provides overlying applications with a means to schedule certain events.
  • a value representing the scheduled time of a particular function will be stored in the STR.
  • a software interrupt will be initiated indicating to the overlying network protocol that the particular function may be performed.
  • the synchronization monitor task illustrated in FIGURE 6 is interrupted and the packet processing routine illustrated in FIGURES 7A-7C is implemented by the node.
  • the logic begins in a block 130.
  • the logic proceeds to a decision block 134 where it determines if the SyncRxState variable is equal to 0, i.e., if the node has yet to receive its first synchronization packet after startup. If the result is negative, the receiving node has already received a synchronization packet 64 and the initialization has already been completed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

Chacun des noeuds d'une pluralité de noeuds communiquant les uns avec les autres par l'intermédiaire d'un réseau (20) est pourvu d'un circuit de synchronisation temporelle (43) servant à synchroniser les valeurs temporelles détenues par chaque noeud du réseau (20). Chaque noeud comprend une mémoire à accès sélectif RAM (40 ou 62) et une mémoire ROM effaçable électroniquement (38 ou 63), une horloge interne (42) et une unité de traitement (36 ou 60) couplée électroniquement à l'horloge (42) et (a) d'inciter le noeud à déterminer si le noeud est un noeud unique basé sur un protocole prédéterminé et, si le noeud est un noeud unique, à inciter ce noeud à générer et à transmettre des paquets de synchronisation (64) aux autres noeuds reliés au réseau (20) et (b) de traiter tout paquet de synchronisation reçu (64), de manière à régler la cadence à laquelle la valeur temporelle détenue par le noeud est incrémentée en réaction à des impulsions provenant de l'horloge (42), de façon à synchroniser la valeur temporelle détenue par le noeud sur la valeur temporelle détenue par le noeud unique. Le circuit de synchronisation temporelle comprend une partie temps synchronisée (99), une partie réglage de cadence (92) et une partie rythmeur (82). La partie temps synchronisée maintient la valeur temporelle du noeud. La partie réglage de cadence reçoit un facteur de réglage de cadence calculé par le processeur et utilise ce facteur afin de régler la cadence à laquelle la valeur temporelle maintenue par la partie temps synchronisée est incrémentée. La partie rythmeur reçoit un intervalle temporel de calcul local calculé par le processeur et transfère le facteur de réglage de cadence vers la partie de cadence à l'expiration de l'intervalle temporel de calcul local.
PCT/US1997/013555 1996-08-02 1997-08-01 Procede et dispositif de synchronisation d'horloge de reseau WO1998006194A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US69148796A 1996-08-02 1996-08-02
US08/691,487 1996-08-02

Publications (1)

Publication Number Publication Date
WO1998006194A1 true WO1998006194A1 (fr) 1998-02-12

Family

ID=24776730

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/013555 WO1998006194A1 (fr) 1996-08-02 1997-08-01 Procede et dispositif de synchronisation d'horloge de reseau

Country Status (1)

Country Link
WO (1) WO1998006194A1 (fr)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2341749A (en) * 1998-09-19 2000-03-22 Nokia Telecommunications Oy Digital network synchronisation
GB2356774A (en) * 1999-11-26 2001-05-30 Roke Manor Research Synchronisation of base stations
EP2034642A1 (fr) * 2007-09-07 2009-03-11 Siemens Aktiengesellschaft Procédé destiné à la transmission d'informations de synchronisation dans un réseau de communication
US7613212B1 (en) * 2003-06-10 2009-11-03 Atrica Israel Ltd. Centralized clock synchronization for time division multiplexed traffic transported over Ethernet networks
CN111343039A (zh) * 2018-12-18 2020-06-26 西蒙兹精密产品公司 用于异步通信系统的分布式时间同步协议
CN117289754A (zh) * 2023-08-22 2023-12-26 北京辉羲智能科技有限公司 一种时间同步的芯片架构及其软件控制方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4713807A (en) * 1985-05-24 1987-12-15 Stc Plc Intelligence transmission system of the local area network type
US4893318A (en) * 1988-01-26 1990-01-09 Computer Sports Medicine, Inc. Method for referencing multiple data processors to a common time reference
US4939752A (en) * 1989-05-31 1990-07-03 At&T Company Distributed timing recovery for a distributed communication system
US5023871A (en) * 1988-04-28 1991-06-11 Hitachi, Ltd. Method of controlling the operation of stations in a ring network
EP0450879A1 (fr) * 1990-04-04 1991-10-09 Hunting Communication Technology Limited Systˬme de communication en anneaux
EP0722233A2 (fr) * 1994-12-21 1996-07-17 Hewlett-Packard Company Synchronisation dans un réseau de communication de données

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4713807A (en) * 1985-05-24 1987-12-15 Stc Plc Intelligence transmission system of the local area network type
US4893318A (en) * 1988-01-26 1990-01-09 Computer Sports Medicine, Inc. Method for referencing multiple data processors to a common time reference
US5023871A (en) * 1988-04-28 1991-06-11 Hitachi, Ltd. Method of controlling the operation of stations in a ring network
US4939752A (en) * 1989-05-31 1990-07-03 At&T Company Distributed timing recovery for a distributed communication system
EP0450879A1 (fr) * 1990-04-04 1991-10-09 Hunting Communication Technology Limited Systˬme de communication en anneaux
EP0722233A2 (fr) * 1994-12-21 1996-07-17 Hewlett-Packard Company Synchronisation dans un réseau de communication de données

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2341749A (en) * 1998-09-19 2000-03-22 Nokia Telecommunications Oy Digital network synchronisation
GB2356774A (en) * 1999-11-26 2001-05-30 Roke Manor Research Synchronisation of base stations
US7613212B1 (en) * 2003-06-10 2009-11-03 Atrica Israel Ltd. Centralized clock synchronization for time division multiplexed traffic transported over Ethernet networks
EP2034642A1 (fr) * 2007-09-07 2009-03-11 Siemens Aktiengesellschaft Procédé destiné à la transmission d'informations de synchronisation dans un réseau de communication
US7848360B2 (en) 2007-09-07 2010-12-07 Siemens Aktiengesellschaft Method for transmitting synchronization messages in a communication network
CN111343039A (zh) * 2018-12-18 2020-06-26 西蒙兹精密产品公司 用于异步通信系统的分布式时间同步协议
CN111343039B (zh) * 2018-12-18 2024-05-28 西蒙兹精密产品公司 通信同步方法及分布式获取系统中的节点
CN117289754A (zh) * 2023-08-22 2023-12-26 北京辉羲智能科技有限公司 一种时间同步的芯片架构及其软件控制方法
CN117289754B (zh) * 2023-08-22 2024-06-07 北京辉羲智能科技有限公司 一种时间同步的芯片架构及其软件控制方法

Similar Documents

Publication Publication Date Title
KR100614424B1 (ko) 네트워크 노드 동기 방법
US7441048B2 (en) Communications system and method for synchronizing a communications cycle
US6032261A (en) Bus bridge with distribution of a common cycle clock to all bridge portals to provide synchronization of local buses, and method of operation thereof
US6665317B1 (en) Method, system, and computer program product for managing jitter
EP1198085B1 (fr) Synchronisation de cycle entre des sous-réseaux interconnectés entre eux
JP3698074B2 (ja) ネットワーク同期方法、lsi、バスブリッジ、ネットワーク機器、およびプログラム
US5386542A (en) System for generating a time reference value in the MAC layer of an ISO/OSI communications model among a plurality of nodes
CN100550822C (zh) 自适应时钟恢复
WO1998006194A1 (fr) Procede et dispositif de synchronisation d'horloge de reseau
US6952137B2 (en) System and method for automatic parameter adjustment within a phase locked loop system
EP1394974A2 (fr) Récupération d'horloge dans des réseaux de pacquets
KR100216374B1 (ko) 비동기전송모드망에서 주기적 보수운용관리 동작 구현방법 및 장치
JP2001308868A (ja) Ieee1394バス接続装置、媒体及び情報集合体
JP2997492B2 (ja) ネットワークシステム
US7433986B2 (en) Minimizing ISR latency and overhead
WO2001022202A1 (fr) Procede permettant la synchronisation des horloges d'unites electroniques reliees a un bus de donnees multiprocesseur
JP3214468B2 (ja) 同報システム、同報通信制御方法及び記録媒体
EP0639910A1 (fr) Système de remise en séquence
KR20000070154A (ko) 비동기 전송 모드(atm) 스위칭 시스템에서 대역폭의 동적할당을 위한 방법 및 시스템
Alegre et al. Adding real-time networking and QoS capabilities to RTLinux-GPL
JPH10207846A (ja) 負荷制御装置
KR20000040271A (ko) 비트 단위의 데이터 요구신호 발생 장치
JPH04192645A (ja) 同期伝送制御方式
JPH0433433A (ja) 不正アドレス管理方法
JPS62126739A (ja) 集中制御型多重パケツト予約方式

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 98508086

Format of ref document f/p: F

NENP Non-entry into the national phase

Ref country code: CA

122 Ep: pct application non-entry in european phase