[go: up one dir, main page]

WO1998012620A1 - Micro-ordinateur possedant une fonction de commande de remise a zero - Google Patents

Micro-ordinateur possedant une fonction de commande de remise a zero Download PDF

Info

Publication number
WO1998012620A1
WO1998012620A1 PCT/JP1996/002725 JP9602725W WO9812620A1 WO 1998012620 A1 WO1998012620 A1 WO 1998012620A1 JP 9602725 W JP9602725 W JP 9602725W WO 9812620 A1 WO9812620 A1 WO 9812620A1
Authority
WO
WIPO (PCT)
Prior art keywords
reset
signal
flag
register
microcomputer
Prior art date
Application number
PCT/JP1996/002725
Other languages
English (en)
Japanese (ja)
Inventor
Taiki Nishiuchi
Yuji Kitaguchi
Original Assignee
Mitsubishi Denki Kabushiki Kaisha
Mitsubishi Denki Engineering Kabushiki Kaisha
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Denki Kabushiki Kaisha, Mitsubishi Denki Engineering Kabushiki Kaisha filed Critical Mitsubishi Denki Kabushiki Kaisha
Priority to PCT/JP1996/002725 priority Critical patent/WO1998012620A1/fr
Priority to TW085113425A priority patent/TW422947B/zh
Publication of WO1998012620A1 publication Critical patent/WO1998012620A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means

Definitions

  • the present invention relates to a microcomputer used for controlling electronic devices, for example, and more particularly to a reset function of a microcomputer.
  • a reset is applied immediately after the power is turned on to operate the PU and peripheral devices normally.
  • FIG. 27 is a block diagram showing the configuration of such a conventional microcomputer.
  • reference numeral 10 denotes a reset IC
  • 100 denotes a single-chip microcomputer.
  • the Singnore chip microcontroller 100 has a CPU 110 for overall processing, a memory 120 for storing programs and data, a peripheral function section 130, and a special function for the peripheral function section.
  • a bus 170 for transferring data.
  • the memory 120 has RAM I 21 and ROM 122.
  • the peripheral function section 130 converts the digital signal into an analog signal and outputs it.
  • the D-to-A converter 13 1 and the analog-to-digital converter 1 that inputs the analog signal and converts it into a digital signal.
  • 3 2 and serial I / 0 (hereinafter referred to as SI / 0) that communicates with external devices in serial 1 3 3 and CPU 11 It has a watchdog timer (hereinafter referred to as WDT) 1334 that resets the CPU 110 when it is determined that a runaway has occurred, and a timer 135 that performs a timing operation for control and the like. .
  • WDT watchdog timer
  • the SFR section 140 is composed of the SFR 14 1 for D-A, the 5 1 4 2 for ⁇ 0, the SFR 1 4 3 for SI / 0, the SFR 1 4 4 for WDT, and the SFR 1 4 for timer. 4 5.
  • the single-chip microcomputer 100 is configured to receive the power supply undervoltage VCC.
  • the reset signal output from the reset IC 10 may be at the “low” level due to noise or the like.
  • C P U when turning on the power and in other cases, C P U
  • FIG. 28 is a flowchart showing the operation of the reset processing of the CPU 110. As shown in the figure, the CPU 110 determines the value of the reset determination flag 150 (step ST2801), and sets the “L” level, that is, the reset determination flag 150, to ON. If not, reset judgment flag
  • step ST2802 Set 150 to the "H” level (step ST2802 :), and set the initial value of the CPU 110 register time (step ST2803). Then S Set the initial value of FR section 140 (step ST2804).
  • step ST2801 when the reset determination flag 150 is set in step ST2801, that is, when it is "H", it is recognized that the power supply is not turned on, and step ST2801 is recognized. Move to 4 to set the initial value of SFR section 140.
  • the reset judgment flag 150 is set and the CPU 110 Is not performed.
  • the SFR section 140 is reset, it will be set to a constant value in terms of hardware. Therefore, as shown in the flowchart of FIG. 28, the reset judgment of the SFR section 140 is performed. Regardless of the flag 150, 'H' or 'L', the address bus 16 0 and the data bus 17 are set to the default values required by the single-chip microcomputer 110 program. The setting must be reset via 0, which takes time and interrupts the operation of the peripheral function unit 130.
  • the SFR section 140 is reset even if the CPU 110 performs a hot-shut-down that does not initialize data.
  • the SFR value must be set, and the peripheral function unit 130 cannot operate continuously.
  • the present invention has been made in order to solve the above problems, and a microcontroller capable of continuing the operation of a peripheral function unit even when noise or the like is superimposed on a reset signal after power-on.
  • An object of the present invention is to provide an electronic device having a reset function such as a pu-y setting. Disclosure of the invention
  • the invention described in claim 1 is characterized in that the reset control unit determines whether or not the information stored in the reset determination flag indicates the first reset operation.
  • a reset signal is sent to reset the peripheral function register in a hardware manner, and the information stored in the reset determination flag is not the first reset operation.
  • the reset control of the peripheral function register is executed without sending the register reset signal, so the reset signal is generated due to noise etc.
  • the peripheral function register section is not reset, and the peripheral function section has an effect that the operation can be continued continuously thereafter.
  • the invention according to claim 2 includes a peripheral function unit including an AD converter for converting an analog signal to a digital signal, and a peripheral function register unit including an A-D converter.
  • the peripheral function register is not reset even if a reset signal is generated due to noise or the like, and the A / D converter operates continuously thereafter. Has the effect of being able to continue.
  • the invention according to claim 3 is characterized in that the peripheral function unit includes a DA converter for converting an analog signal to a digital signal, and the peripheral function register unit operates the DA converter.
  • Configuration register is included, the peripheral function register is not reset even if a reset signal is generated due to noise, etc., and the DA converter continues to operate continuously thereafter There is an effect that can be.
  • the invention described in claim 4 includes a serial input / output device in which the peripheral function unit converts an analog signal to a digital signal, and a peripheral function register in which the operation setting of the serial input / output device is performed.
  • the peripheral function register section is not reset even if a reset signal is generated due to noise, etc., and the serial input / output device can continue to operate continuously thereafter. There is an effect that can be done.
  • the invention described in claim 5 is configured such that the peripheral function unit includes a timer for converting an analog signal to a digital signal, and the peripheral function register unit includes a register for setting the operation of the timer. Therefore, even if a reset signal is generated due to noise or the like, the peripheral function register is not reset, and the timer can continue to operate continuously thereafter.
  • the invention described in claim 6 includes a watchdog timer in which the peripheral function unit converts an analog signal into a digital signal, and a peripheral function register unit in which the setting of the operation of the watchdog timer is performed.
  • the peripheral function register section is not reset even if a reset signal is generated due to noise or the like, and the watchdog timer can continue to operate continuously thereafter. effective.
  • the reset control unit when the watchdog timer outputs a signal indicating runaway, the reset control unit sends the register reset signal regardless of the information stored in the reset determination flag. Then, the reset control of the peripheral function register is performed, so that there is an effect that more stable reset control can be performed.
  • the invention described in claim 8 is characterized in that the reset control unit receives the external reset signal when the information indicating the flag-independent mode is stored in the reset mode flag. Since the register reset signal is sent to the peripheral function register regardless of the information stored in the first flag, the mode can be changed depending on the nature of the program to be executed and the reset can be performed more efficiently. There is an effect that can be processed.
  • the invention described in claim 9 is characterized in that the first reset signal generated from the first power supply for supplying power to the central processing unit and the second reset signal generated for supplying power to the peripheral function unit are generated.
  • a signal for executing the reset of the central processing unit is sent to the central processing unit only when both of the input second reset signal and the reset signal are input.
  • FIG. 1 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 1 of the present invention.
  • FIG. 2 is a circuit diagram showing a detailed configuration of the reset control circuit shown in FIG.
  • FIG. 3 is a flowchart showing the operation of the reset processing of the CPU according to the first embodiment of the present invention.
  • FIG. 4 is a timing chart showing timing of input / output signals of the reset control circuit shown in FIG.
  • FIG. 5 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 2 of the present invention.
  • FIG. 6 is a circuit diagram showing a detailed configuration of the reset control circuit shown in FIG.
  • FIG. 7 is a flowchart showing the operation of the reset processing of the CPU according to the second embodiment of the present invention.
  • FIG. 8 is a timing chart showing the timing of the signals of the respective units when the reset signal goes “L” when the power is on in the second embodiment of the present invention.
  • FIG. 9 is a block ⁇ showing the configuration of a single-chip microcomputer according to Embodiment 3 of the present invention.
  • FIG. 10 is a circuit diagram showing the configuration of the reset control circuit shown in FIG.
  • FIG. 11 is a flowchart showing an operation at the time of resetting the CPU according to the third embodiment of the present invention.
  • FIG. 12 is an evening chart showing timings of signals of respective parts according to the third embodiment of the present invention.
  • FIG. 13 is a block diagram showing a configuration of a single-chip microcomputer according to the fourth embodiment of the present invention.
  • FIG. 14 is a circuit diagram showing a detailed configuration of the reset control circuit of FIG.
  • FIG. 15 is a flowchart showing the operation of the reset processing of the CPU according to the fourth embodiment of the present invention.
  • FIG. 16 is a timing chart showing the timing of the input / output signals of the reset control circuit shown in FIG.
  • FIG. 17K is a block diagram illustrating a configuration of a single-chip microcomputer according to Embodiment 5 of the present invention.
  • FIG. 18 is a flowchart showing the operation of the reset processing of the CPU according to the fifth embodiment of the present invention.
  • FIG. 19 is a block diagram showing a configuration of a single-chip micro computer according to Embodiment 6 of the present invention.
  • FIG. 20 is a flowchart showing the operation of the reset process of the CPU according to the sixth embodiment of the present invention.
  • FIG. 21 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 7 of the present invention.
  • FIG. 22 is a flowchart showing the operation of the reset process of the CPU according to the seventh embodiment of the present invention.
  • FIG. 23 is a block diagram showing a configuration of a single-chip microcomputer according to an eighth embodiment of the present invention.
  • FIG. 24 is a circuit diagram showing a detailed configuration of the reset control circuit shown in FIG.
  • FIG. 25 is a flowchart showing the operation of the reset process of the CPU according to the eighth embodiment of the present invention.
  • FIG. 26 is a timing chart showing the timing of the input / output signals of the reset control circuit shown in FIG.
  • Fig. 27 is a block diagram showing the configuration of a conventional microcomputer.
  • FIG. 28 is a flowchart showing the operation of the reset processing of the CPU of the conventional microcomputer.
  • FIG. 1 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 1 of the present invention.
  • reference numeral 20 denotes a reset IC
  • reference numeral 200 denotes a single-chip microcomputer.
  • the single-chip microcomputer 200 has a central processing unit (CPU) 210 that performs overall processing, a memory 220 that stores programs and data, a peripheral function unit 230, and a peripheral function unit.
  • CPU central processing unit
  • SFR part peripheral function register part
  • SFR special function register evening
  • reset judgment flag (first flag) 2 50 an address bus 260 for designating an address such as a memory 220
  • data bus 270 for transferring data to each section.
  • the memory 220 has a RAM 222 and a ROM 222.
  • the peripheral function section 230 converts the digital signal into an analog signal and outputs it.
  • a converter 2 31 and an analog signal that converts an analog signal to a digital signal A — D converter 2 32 and communicates with external devices serially I / 0 (hereafter SI / 0) A serial I / O device) 2 3 3 and a watchdog timer (hereinafter abbreviated as WDT) that resets CPU 210 when it detects runaway of CPU 210 and determines that it is running away. 2 and a timer 235 for executing a timekeeping operation for control and the like.
  • WDT watchdog timer
  • the SFR section 240 is composed of the SFR 241 for D-A, the SFR 242 for A-D, the SFR 243 for SI ZO, the SFR 244 for WDT, and the SFR 244 for the timer. 4 5.
  • the power supply voltage VCC is applied to the single-chip microcomputer 200.
  • the single-chip microcomputer 200 has a reset control circuit (reset control unit) 280. Then, the reset signal from the reset IC 20 is directly input to the CPU 210 and the reset control circuit 280.
  • the reset control circuit 280 is configured so that the value of the reset determination flag 250 is input to the reset control circuit 280.
  • FIG. 2 is a detailed diagram of the reset control circuit 280 in FIG.
  • FIG. 3 is a circuit diagram showing a configuration. As shown in the figure, the reset control circuit 280 is composed of inverters 281, 282 and a NAND gate 283.
  • the reset signal from the reset IC 20 is input to the CPU 210 and the reset control circuit 280.
  • the CPU 210 is reset, and a reset program described later is executed.
  • the reset determination flag 250 is “L” and the reset signal is “Si”, so the output of the NAND gate 283 is “L”.
  • the reset control circuit 280 outputs an “L” level signal, and the SFR section 240 Reset as hardware.
  • FIG. 3 is a flowchart showing the reset processing operation of the CPU 210.
  • the reset determination flag 250 is “L” (step ST 301)
  • the reset determination flag is determined as a power-on reset.
  • Setting 250 to “H” step ST302
  • the CPU 210 registers are initialized (step ST303), and then the SFR value of the SFR section 240 is set. Is initialized (step ST304).
  • the reset judgment flag 250 is set to “H” in step ST301, the CPU 210 judges that it is a hot start, and the registers of the SFR section 240 and the CPU 210
  • the reset processing ends without performing the initial setting operation of the values such as.
  • FIG. 4 is a timing chart showing the timing of the input / output signals of the reset control circuit 280 shown in FIG.
  • (a) is the reset signal input to the reset control circuit 280
  • (b is the value of the reset determination flag 250
  • (c) is the output f of the reset control circuit 280.
  • the reset judgment flag 250 is set to the “H” level, it is judged that it is not at the time of turning on the 1 power source and reset ⁇ signal Even if the signal becomes “L”, the output signal of the reset control circuit 280 remains at the “H” level, so that the SFR section 240 is not reset in hardware.
  • the reset control circuit 280 needs to send the SFR section 240 helicopter signal before the CPU 210 executes step ST303 in Fig. 3 when the power is turned on. Since the CPU control circuit 280 performs signal processing with small-scale hardware consisting of two inverters and one gate, the CPU 210 executes the step ST303 while the CPU 210 executes the step ST303. Thus, the signal transmission processing of the reset control circuit 280 is performed sufficiently earlier.
  • the SFR section 240 is not reset by the reset control circuit 280 even when the reset signal goes to the “L” level except when the power is turned on.
  • the SFR section 240 is not reset even if the reset signal becomes “no” due to noise, etc., and the peripheral function section 230 can continue to operate continuously thereafter. There is.
  • Embodiment 2 Embodiment 2
  • FIG. 5 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 2 of the present invention.
  • the same parts as those shown in FIG. 1 are denoted by the same reference numerals, and overlapping description will be omitted.
  • reference numeral 300 denotes a single-chip microcomputer
  • 310 denotes a reset mode flag (second flag) for setting a reset mode
  • 320 denotes a reset IC 20.
  • the reset control circuit supplies a reset signal to the SFR section 240 based on the output reset signal, the value of the reset determination flag 250 and the reset mode flag 310.
  • FIG. 6 is a circuit diagram showing a detailed configuration of the reset control circuit 320.
  • 3221 and 3222 indicate the evening
  • 3223 indicates the age
  • 3224 indicates the NAND gate, respectively.
  • the user sets the value of the reset mode flag 310 by the CPU 210 program.
  • To select the flag-independent mode that resets the SFR block 240 by a reset signal that is input independently of the reset determination flag 250 set the reset mode flag 310 to “H”.
  • a reset determination flag 250 and a flag for resetting the SFR section 240 based on the reset signal are set.
  • To select the dependent mode set the reset mode flag 310 to “L”. As shown in Fig. 6, when the reset mode flag 310 is set to "H", the output of OR gate 3 23 is always set to "H" and the reset signal is output from the NAND gate 3 2 4 The same signal as is output as SFR reset signal.
  • FIG. 7 shows the same operation as that described in the first embodiment.
  • FIG. 7 is a flowchart showing the operation of the reset process of CPU 210.
  • the reset judgment flag 250 is output in step ST701, and if it is “L” (step ST701), it is determined that the power is turned on and reset.
  • the CPU 250 sets the CPU determination flag 250 to “H” (step ST 702), initializes the registers of the CPU 210 (step ST 703), and subsequently sets the SFR Initial setting of the SFR value of the section 240 is performed (step ST704).
  • step ST705 the reset mode flag 310 is referred to (step ST705), indicating the flag-dependent mode. In this case, the process proceeds to step ST704, and if the flag-independent mode is indicated, the reset processing is terminated as it is.
  • the CPU 210 performs the reset processing of the CPU 210 and the initial setting of the SFR section 240 as reset processing when the power is turned on.
  • the initial value of the SFR section 240 is set, and in the flag-independent mode, the reset processing is terminated as it is.
  • FIG. 8 is a timing chart showing the timing of the signal of each part when the reset signal becomes “OFF” when the power is on.
  • (A) is the reset signal input to the reset control circuit 320
  • (b) is the value of the reset determination flag 250
  • (c) is the value of the reset mode flag 310.
  • (D,) indicate the SFR reset signal which is the output signal of the reset control circuit 320. If a “H” level signal is stored in the reset mode flag 310 as shown at time T 1 in the figure, the reset determination flag 2 will be output even if the reset signal becomes “HI”. If the value of 50 is “H”, the SFR reset signal is “H”, and no hardware reset is applied to the SFR section 240.
  • the SFR reset signal is the same as the input reset signal.
  • the reset signal becomes “L”, the SFR 240 is reset in hardware.
  • the reset mode flag 310 is provided, and the value of this flag is used to determine the flag independent mode that does not depend on the value of the reset determination flag 250 and the reset determination.
  • the SFR section 240 can be reset by switching to the flag-dependent mode depending on the flag 250. For this reason, there is an effect that the mode can be changed depending on the property of the program to be executed and more efficient reset processing can be performed.
  • FIG. 9 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 3 of the present invention.
  • the peripheral function unit 230, the SFR unit 240, and the reset IC 20 are supplied with 3 volts VCC 3 (second power supply) as a power supply.
  • 10 is powered by 5 volts VCC 5 (the first power supply).
  • 9th (Puni Here, 21 indicates a reset IC, and VCC 5 is input.
  • the output signals of reset IC 20 and reset IC 21 are configured so that the rise of VCC 5 and VCC 3 is slow enough to reset the SFR section 240 and CPU 210.
  • 400 is a single-chip microcomputer of the third embodiment
  • 410 is a CPU based on a reset signal output from the reset IC 20 and a reset signal output from the reset IC 21.
  • the figure shows a reset control circuit that outputs a CPU reset signal for resetting 210.
  • FIG. 10 is a circuit diagram showing the configuration of the reset control circuit 410 shown in FIG.
  • the reset control Id path 410 is composed of an orifice 411.
  • the output of the reset IC 20 and the output of the reset IC 21 are input to the input of the OR gate 411, and the logical sum of these signals is calculated and supplied to the CPU 210 as a CPU reset signal. Has been. Further, the reset signal from the reset IC 20 is also supplied to the SFR section 240.
  • V CC 5 and V CC 3 rise simultaneously.
  • the outputs of the reset IC 20 and the reset IC 21 are input to the reset control circuit 410, the logical sum of these two signals is obtained, and the CPU 210 resets the CPU. Supplied as a signal. Therefore, when power is turned on, CPU 210 is reset. The processing after the CPU 210 is reset will be described later in detail. Further, the reset signal output from the reset IC 20 is also supplied to the SFR section 240 and is reset in hardware.
  • FIG. 11 is a flowchart showing the operation when the CPU 210 is reset.
  • the reset determination flag 250 is set to “L” (step ST 1101).
  • the flag 250 is set to "H” (step ST1102), and the initial setting of the CPU 210 register is performed (step ST1103).
  • the initial setting of the SFR value of the SFR section 240 is performed (step ST1104).
  • the reset determination flag 250 is "H” at step ST1101
  • the process proceeds to step ST1104 to set the initial value of the SFR section 240.
  • FIG. 12 is a timing chart showing timings of signals of respective parts according to the third embodiment.
  • (a) is VCC 5
  • (b) is VCC 3
  • (c) is the reset signal from reset IC 20
  • (d) is the CPU reset signal supplied to CPU 210
  • (E) shows the value of the reset determination flag 250.
  • V CC 3 is at the “L” level, but V CC 5 remains at the “H” level. Therefore, the reset signal of the “L” level is not supplied to the CPU 210 from the reset control circuit 410, and the CPU 210 is not reset.
  • the reset control circuit 410 outputs the “P” reset signal at the “L” level.
  • the CPU 210 refers to the reset determination flag 250 and executes the reset processing shown in FIG. 11 depending on whether the force is at the “H” level or the “L” level.
  • the reset control circuit 410 resets the reset signal generated from VCC3 and the reset signal generated from VCC5. Since the CPU reset signal is generated from the logical sum with the reset signal, the CPU 210 is reset even if noise is superimposed on the output of the reset ICs 20 and 21. This makes it difficult for the CPU 210 to operate stably.
  • FIG. 13 is a block diagram showing a configuration of a single-chip microcomputer of Embodiment 4 of the present invention.
  • reference numeral 500 denotes a single-chip microcomputer according to the fourth embodiment
  • reference numeral 501 denotes a reset for generating an individual SFR reset signal for resetting the SFR 243 for SIZO.
  • 3 shows a control circuit.
  • the output of reset IC 20 is CPU 210, reset control circuit 510, D-A
  • S IZOffl S F F 243 includes parity, synchronization type, transmission buffer register, register for setting stop bit, and the like.
  • FIG. 14 is a circuit diagram showing a detailed configuration of the reset control circuit 5110 of FIG. In Fig. 14, 511 and 512 indicate overnight and 513 indicates a NAND gate.
  • the reset signals of the reset determination flag 250 and the reset signal and the reset signal of the reset IC 210 are input to the inverters 512 and 511, respectively.
  • the reset signal from reset IC 20 is reset control circuit 510, D—A SFR 241, A—D SFR 2 42, WD Tffl SFR 24 Supplied to SFR 2 4 5 for timer and timer Reset as wear.
  • the reset signal ⁇ is input from the reset IC 20
  • the CPU 210 executes a reset operation described later.
  • resets 1 and ⁇ from the reset IC 20 are input to the reset control circuit 510.
  • the reset judgment flag 250 is “L” and the reset signal is “L”, so the output of the NAND gate 5 13 of the reset control circuit 51 is “L”. .
  • the reset control circuit 510 outputs an “L” level signal, and the SFR 243 for SI0 is reset in hardware.
  • FIG. 15 is a flowchart showing the operation of the reset processing of the CPU 210.
  • the value of the reset determination flag 250 is “L” (step ST 1501)
  • the reset determination flag is determined.
  • Set “250” to “H” step ST1502 :)
  • set the initial settings of the CPU 210 register step ST1503
  • the initial setting of the value of (step ST1504) and the initial setting of other SFRs step ST1505) are performed.
  • step ST1501 the reset determination flag 250 is turned on, and if "H", the CPU 210 determines that it is a hot start and shifts to step S1505 to proceed to SIZO.
  • the initial value of other SFRs is set without performing the initial setting operation of the values of the SFRs 243 and CPU 210 registers, and the reset processing ends.
  • FIG. 16 is a timing chart showing the evening timing of the input / output signals of the reset control circuit 510 shown in FIG.
  • (a) shows the reset signal input to the reset control circuit 510
  • (b) shows the value of the reset determination flag 250
  • (c) shows the output of the reset control circuit 510.
  • This shows the individual SFR reset signal to be performed.
  • the reset judgment flag is set to 250 H level, Even if it is determined that the reset signal does not exist, the reset signal of the reset control circuit 510 remains at the “H” level even if the reset signal becomes “HI”. Not reset.
  • the reset control circuit 510 When the power is turned on, the reset control circuit 510 must send the SFR2 43 helicopter signal for SI0 before the CPU 210 executes step ST1504 in Fig. 15. However, the reset control circuit 510 performs signal processing with small-scale hardware consisting of two inverters and one gate, so the CPU 210 executes the step ST 1504. On the other hand, the reset control circuit 510 performs the signal transmission process sufficiently sooner than described above. According to the fourth embodiment, as described above, the reset signal becomes “L” except when the power is turned on.
  • the SFR 243 for SI ZO is configured so that it will not be reset by the reset control circuit 510 even when the level reaches the '' level, so even if the reset ⁇ signal becomes ⁇ S '' due to noise etc. SI0 SFR 243 is not reset and SIZ 233 does not require initialization There is an effect that the operation can be continued continuously thereafter. Embodiment 5.
  • FIG. 17 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 5 of the present invention.
  • the same parts as those shown in FIG. 13 are denoted by the same reference numerals, and overlapping description will be omitted.
  • the difference between Fig. 17 and Fig. 13 is that the individual SFR reset signal from the reset control circuit 510 is supplied to the timer SFR 245 instead of the SI S SFR 243.
  • the reset signal output from the reset IC 20 is the CPU 210, the reset control circuit 510, D—SFR 241 for A, SFR 242 for A—D, SFR 2 for SI ZO 4 3, supplied to SFR 2 4 4 for WDT Is Rukoto.
  • 600 indicates a single-chip microcomputer according to the fifth embodiment.
  • the 18th is a chart showing the operation of the reset processing of the CPU 210.
  • the same parts as those in FIG. 15 are denoted by the same reference numerals, and redundant description will be omitted.
  • FIG. 18 is different from FIG. 15 in steps S 1801 and step ST 1802. That is, the initial value of the timer SFR 245 is set in step ST1801, and the initial value of the SFR other than the timer SFR245 is set in step ST1802.
  • the timer control SFR 245 is not reset by the reset control circuit 510 even if the reset signal goes to “L” level except when the power is turned on. Therefore, even if the reset signal becomes “L” due to noise, etc., the SFR 245 for evening image is not reset, and the timer 235 does not need the initial setting operation, and then continuously. There is an effect that the operation can be continued.
  • FIG. 19 [] is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 6 of the present invention.
  • the same parts as those shown in FIG. 13 are denoted by the same reference numerals, and overlapping description will be omitted.
  • the difference between Fig. 19 and 13 is that the individual SFR reset signal from the reset control circuit 5 10 is supplied not to the SFR 2 4 3 for SI Z0 but to the 5 1 2 4 2 for 8 0
  • the reset signal output from the reset IC 20 is the CPU 210, the reset control circuit 510, the D-A SFR 2 41, the SI ZO SFR 2 43, and the WDT It is supplied to SFR 244 and SFR 245 for timer.
  • FIG. 19 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 6 of the present invention.
  • the same parts as those shown in FIG. 13 are denoted by the same reference numerals, and overlapping description will be omitted.
  • FIG. 20 is a flowchart showing the operation of the reset process of the CPU 210.
  • the same parts as those in FIG. 15 are denoted by an I-sign ⁇ , and redundant description is omitted.
  • FIG. 20 differs from FIG. 15 in steps ST2001 and step ST2002. That is, the initial value of the SFR 242 for A_D is set in step ST2001, and the initial value of the SFR other than the SFR224 for A-D is set in step ST2002.
  • FIG. 21 is a block diagram showing a configuration of a single-chip micro-computer according to a seventh embodiment of the present invention.
  • the same reference numerals are given to the same portions as those shown in the 13th paragraph, and the overlapping description is omitted.
  • the difference between Fig. 21 and Fig. 13 is that the individual SFR reset signal from the reset control circuit 510 is supplied to the D-A SFR 241 instead of the SI / 0 SFR 243
  • the reset signal output from reset IC 20 is CPU 210, reset control circuit 510, A—Dffl SFR 24, SIZO SFR 243, and WDT SFR It is supplied to SFR 245 for evening and ima.
  • reference numeral 800 denotes a single-chip microphone mouth computer according to the seventh embodiment.
  • FIG. 22 is a flowchart showing the operation of the reset process of the CPU 210. 15th [The same parts as in 3 ⁇ 41 are marked with the same symbols, and duplicate descriptions are omitted. You. FIG. 22 is different from FIG. 15 in steps ST2201 and ST2202. That is, the initial value of the SFR 241 for DA is set in step ST222, and the initial value of the SFR other than the SFR241 for DA is set in step ST222.
  • FIG. 23 is a block diagram showing a configuration of a single-chip microcomputer according to Embodiment 8 of the present invention.
  • the same parts as those shown in FIG. 1 are denoted by the same reference numerals, and overlapping description will be omitted.
  • reference numeral 900 denotes a single-chip micro combination of the eighth embodiment
  • reference numeral 9100 denotes a reset signal output from the reset IC 20 and a CPU output from the WDT 234.
  • a reset control circuit that outputs the individual reset signal of the WDT SFR 244 from the WDT interrupt signal indicating that 210 is running away and the reset determination flag 250 .
  • the output of reset IC 20 is CPU 210, reset control circuit 910, SFR 2 41 for D-A, 5 2 4 2 for 8-0, SFR 2 4 3 for SI / 0, And Sima for evening life Supplied to SFR 245.
  • FIG. 24 is a circuit diagram showing a detailed configuration of the reset control circuit 910 of FIG. In FIG. 24, 911 and 912 indicate the evening, 913 indicates the NAND gate, and 914 indicates the AND gate. Inverter 9 1 The signals from the reset determination flag 250 and the reset ⁇ from the reset IC 20 are input to 1, 9 and 12, respectively. Note that the reset signal for hardware reset of the SFR 244 for WD II is output from the AND gate 914.
  • the WDT 234 sends an “H” level signal to the CPU 210 and reset control if it determines that the CPU 210 is operating normally. Output to circuit 910.
  • the input terminal on the side connected to the gate 914 of the AND gate 911 becomes “H” level, and the output signal of the AND gate 914 becomes the NAND gate. It becomes the same as the output signal of 9 13.
  • the WDT 234 detects a runaway of the CPU 210, it sends an “L” level WDT interrupt signal to the CPU 210 and the reset control circuit 910. Upon receiving this signal, the CPU 210 stops operating.
  • FIG. 25 is a flowchart showing the reset processing operation of the CPU 210.
  • the same parts as those in FIG. 15 are denoted by the same reference numerals, and duplicate description will be omitted.
  • FIG. 25 differs from FIG. 15 in steps ST 2 501 and step ST 2 502. That is, in step ST2501, the initial value of the WDT SFR 244 is set, and in step ST2502, the initial value of the SFR other than the WDT SFR 244 is set.
  • FIG. 26 is a timing chart showing the timing of the input / output signals of the reset control circuit 910 shown in FIG. 24 [3 ⁇ 4].
  • (: a;) is the reset signal input to the reset control circuit 910
  • (b) is the value of the reset determination flag 250
  • (c) is the output from the WDT 234.
  • (D) indicates a WDT SFR reset signal which is an output signal of the reset control circuit 910.
  • the SFR reset signal for WDT becomes “H”.
  • the WDT interrupt signal becomes “L” at time T 2
  • the WD / SFR reset signal becomes “L”. A hardware reset of WDT 234 is performed.
  • the output signal of the reset control circuit 910 is supplied only to the SFR 244 for WDT, but the reset signal from the reset IC 20 is also applied to other SFRs.
  • the signal may be supplied instead of the signal.
  • At least one of the reset ICs is provided in a part of the single-chip microcomputer. You may comprise. Industrial applicability
  • the present invention is applicable to, for example, a microcomputer used for controlling an electronic device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)

Abstract

Micro-ordinateur comprenant un processeur central servant à exécuter des traitements collectifs; une unité périphérique servant à exécuter des opérations prédéterminées; un registre périphérique remis à zéro par machine servant à régler le fonctionnement de l'unité périphérique; un premier indicateur servant à mémoriser l'information indiquant si l'opération de remise à zéro du processeur central par un signal extérieur de remise à zéro est la première ou non depuis la mise en service du micro-ordinateur; une unité de commande de remise à zéro servant à générer un signal de remise à zéro du registre afin d'effectuer une remise à zéro machine du registre périphérique quand le signal extérieur de remise à zéro est entré sous l'état dans lequel l'information mémorisée dans le premier indicateur représente la première opération de remise à zéro, ainsi qu'à empêcher la sortie du signal de remise à zéro du registre quand le signal extérieur de remise à zéro est entré sous l'état dans lequel l'information mémorisée dans le premier indicateur indique que l'opération de remise à zéro n'est pas la première.
PCT/JP1996/002725 1996-09-20 1996-09-20 Micro-ordinateur possedant une fonction de commande de remise a zero WO1998012620A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/JP1996/002725 WO1998012620A1 (fr) 1996-09-20 1996-09-20 Micro-ordinateur possedant une fonction de commande de remise a zero
TW085113425A TW422947B (en) 1996-09-20 1996-11-04 Microcomputer having reset control function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP1996/002725 WO1998012620A1 (fr) 1996-09-20 1996-09-20 Micro-ordinateur possedant une fonction de commande de remise a zero

Publications (1)

Publication Number Publication Date
WO1998012620A1 true WO1998012620A1 (fr) 1998-03-26

Family

ID=14153867

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1996/002725 WO1998012620A1 (fr) 1996-09-20 1996-09-20 Micro-ordinateur possedant une fonction de commande de remise a zero

Country Status (2)

Country Link
TW (1) TW422947B (fr)
WO (1) WO1998012620A1 (fr)

Cited By (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003085498A3 (fr) * 2002-03-29 2004-09-02 Intel Corp Systeme et procede de remise a zero d'un registre de configuration de plate-forme
US6907600B2 (en) 2000-12-27 2005-06-14 Intel Corporation Virtual translation lookaside buffer
US6934817B2 (en) 2000-03-31 2005-08-23 Intel Corporation Controlling access to multiple memory zones in an isolated execution environment
US6941458B1 (en) 2000-03-31 2005-09-06 Intel Corporation Managing a secure platform using a hierarchical executive architecture in isolated execution mode
US6976162B1 (en) 2000-06-28 2005-12-13 Intel Corporation Platform and method for establishing provable identities while maintaining privacy
US6990579B1 (en) 2000-03-31 2006-01-24 Intel Corporation Platform and method for remote attestation of a platform
US6996710B1 (en) 2000-03-31 2006-02-07 Intel Corporation Platform and method for issuing and certifying a hardware-protected attestation key
US6996748B2 (en) 2002-06-29 2006-02-07 Intel Corporation Handling faults associated with operation of guest software in the virtual-machine architecture
US7013484B1 (en) 2000-03-31 2006-03-14 Intel Corporation Managing a secure environment using a chipset in isolated execution mode
US7020738B2 (en) 2000-12-27 2006-03-28 Intel Corporation Method for resolving address space conflicts between a virtual machine monitor and a guest operating system
US7024555B2 (en) 2001-11-01 2006-04-04 Intel Corporation Apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment
US7058807B2 (en) 2002-04-15 2006-06-06 Intel Corporation Validation of inclusion of a platform within a data center
US7069442B2 (en) 2002-03-29 2006-06-27 Intel Corporation System and method for execution of a secured environment initialization instruction
US7073042B2 (en) 2002-12-12 2006-07-04 Intel Corporation Reclaiming existing fields in address translation data structures to extend control over memory accesses
US7076802B2 (en) 2002-12-31 2006-07-11 Intel Corporation Trusted system clock
US7076669B2 (en) 2002-04-15 2006-07-11 Intel Corporation Method and apparatus for communicating securely with a token
US7082615B1 (en) 2000-03-31 2006-07-25 Intel Corporation Protecting software environment in isolated execution
US7089418B1 (en) 2000-03-31 2006-08-08 Intel Corporation Managing accesses in a processor for isolated execution
US7096497B2 (en) 2001-03-30 2006-08-22 Intel Corporation File checking using remote signing authority via a network
US7103771B2 (en) 2001-12-17 2006-09-05 Intel Corporation Connecting a virtual token to a physical token
US7111176B1 (en) 2000-03-31 2006-09-19 Intel Corporation Generating isolated bus cycles for isolated execution
US7117376B2 (en) 2000-12-28 2006-10-03 Intel Corporation Platform and method of creating a secure boot that enforces proper user authentication and enforces hardware configurations
US7124273B2 (en) 2002-02-25 2006-10-17 Intel Corporation Method and apparatus for translating guest physical addresses in a virtual machine environment
US7124327B2 (en) 2002-06-29 2006-10-17 Intel Corporation Control over faults occurring during the operation of guest software in the virtual-machine architecture
US7127548B2 (en) 2002-04-16 2006-10-24 Intel Corporation Control register access virtualization performance improvement in the virtual-machine architecture
US7139890B2 (en) 2002-04-30 2006-11-21 Intel Corporation Methods and arrangements to interface memory
US7142674B2 (en) 2002-06-18 2006-11-28 Intel Corporation Method of confirming a secure key exchange
US7165181B2 (en) 2002-11-27 2007-01-16 Intel Corporation System and method for establishing trust without revealing identity
US7177967B2 (en) 2003-09-30 2007-02-13 Intel Corporation Chipset support for managing hardware interrupts in a virtual machine system
US7191440B2 (en) 2001-08-15 2007-03-13 Intel Corporation Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor
US7215781B2 (en) 2000-12-22 2007-05-08 Intel Corporation Creation and distribution of a secret value between two devices
US7225441B2 (en) 2000-12-27 2007-05-29 Intel Corporation Mechanism for providing power management through virtualization
US7237051B2 (en) 2003-09-30 2007-06-26 Intel Corporation Mechanism to control hardware interrupt acknowledgement in a virtual machine system
US7272831B2 (en) 2001-03-30 2007-09-18 Intel Corporation Method and apparatus for constructing host processor soft devices independent of the host processor operating system
US7287197B2 (en) 2003-09-15 2007-10-23 Intel Corporation Vectoring an interrupt or exception upon resuming operation of a virtual machine
US7305592B2 (en) 2004-06-30 2007-12-04 Intel Corporation Support for nested fault in a virtual machine environment
US7308576B2 (en) 2001-12-31 2007-12-11 Intel Corporation Authenticated code module
US7318235B2 (en) 2002-12-16 2008-01-08 Intel Corporation Attestation using both fixed token and portable token
US7356735B2 (en) 2004-03-30 2008-04-08 Intel Corporation Providing support for single stepping a virtual machine in a virtual machine environment
US7366305B2 (en) 2003-09-30 2008-04-29 Intel Corporation Platform and method for establishing trust without revealing identity
US7392415B2 (en) 2002-06-26 2008-06-24 Intel Corporation Sleep protection
US7395405B2 (en) 2005-01-28 2008-07-01 Intel Corporation Method and apparatus for supporting address translation in a virtual machine environment
US7424709B2 (en) 2003-09-15 2008-09-09 Intel Corporation Use of multiple virtual machine monitors to handle privileged events
US7480806B2 (en) 2002-02-22 2009-01-20 Intel Corporation Multi-token seal and unseal
US7490070B2 (en) 2004-06-10 2009-02-10 Intel Corporation Apparatus and method for proving the denial of a direct proof signature
US7610611B2 (en) 2003-09-19 2009-10-27 Moran Douglas R Prioritized address decoder
US7620949B2 (en) 2004-03-31 2009-11-17 Intel Corporation Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment
US7636844B2 (en) 2003-11-17 2009-12-22 Intel Corporation Method and system to provide a trusted channel within a computer system for a SIM device
US7809957B2 (en) 2005-09-29 2010-10-05 Intel Corporation Trusted platform module for generating sealed data
US7900017B2 (en) 2002-12-27 2011-03-01 Intel Corporation Mechanism for remapping post virtual machine memory pages
US8079034B2 (en) 2003-09-15 2011-12-13 Intel Corporation Optimizing processor-managed resources based on the behavior of a virtual machine monitor
US8533777B2 (en) 2004-12-29 2013-09-10 Intel Corporation Mechanism to determine trust of out-of-band management agents
US8924728B2 (en) 2004-11-30 2014-12-30 Intel Corporation Apparatus and method for establishing a secure session with a device without exposing privacy-sensitive information
JP2015507289A (ja) * 2012-02-01 2015-03-05 マイクロチップ テクノロジー インコーポレイテッドＭｉｃｒｏｃｈｉｐ Ｔｅｃｈｎｏｌｏｇｙ Ｉｎｃｏｒｐｏｒａｔｅｄ ソフトリセットディスエーブルを伴う周辺機器特別機能レジスタ
US9009483B2 (en) 2003-12-22 2015-04-14 Intel Corporation Replacing blinded authentication authority
US9087000B2 (en) 2003-11-26 2015-07-21 Intel Corporation Accessing private data about the state of a data processing machine from storage that is publicly accessible
JP2016207074A (ja) * 2015-04-27 2016-12-08 シャープ株式会社 システム起動回路、電気機器およびテレビジョン装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63191245A (ja) * 1987-02-03 1988-08-08 Fujitsu Ltd 暴走装置の復帰制御方式

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63191245A (ja) * 1987-02-03 1988-08-08 Fujitsu Ltd 暴走装置の復帰制御方式

Cited By (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6996710B1 (en) 2000-03-31 2006-02-07 Intel Corporation Platform and method for issuing and certifying a hardware-protected attestation key
US6934817B2 (en) 2000-03-31 2005-08-23 Intel Corporation Controlling access to multiple memory zones in an isolated execution environment
US6941458B1 (en) 2000-03-31 2005-09-06 Intel Corporation Managing a secure platform using a hierarchical executive architecture in isolated execution mode
US6957332B1 (en) 2000-03-31 2005-10-18 Intel Corporation Managing a secure platform using a hierarchical executive architecture in isolated execution mode
US7111176B1 (en) 2000-03-31 2006-09-19 Intel Corporation Generating isolated bus cycles for isolated execution
US6990579B1 (en) 2000-03-31 2006-01-24 Intel Corporation Platform and method for remote attestation of a platform
US7082615B1 (en) 2000-03-31 2006-07-25 Intel Corporation Protecting software environment in isolated execution
US7089418B1 (en) 2000-03-31 2006-08-08 Intel Corporation Managing accesses in a processor for isolated execution
US7013484B1 (en) 2000-03-31 2006-03-14 Intel Corporation Managing a secure environment using a chipset in isolated execution mode
US7085935B1 (en) 2000-03-31 2006-08-01 Intel Corporation Managing a secure environment using a chipset in isolated execution mode
US7516330B2 (en) 2000-06-28 2009-04-07 Intel Corporation Platform and method for establishing provable identities while maintaining privacy
US6976162B1 (en) 2000-06-28 2005-12-13 Intel Corporation Platform and method for establishing provable identities while maintaining privacy
US7215781B2 (en) 2000-12-22 2007-05-08 Intel Corporation Creation and distribution of a secret value between two devices
US7225441B2 (en) 2000-12-27 2007-05-29 Intel Corporation Mechanism for providing power management through virtualization
US7020738B2 (en) 2000-12-27 2006-03-28 Intel Corporation Method for resolving address space conflicts between a virtual machine monitor and a guest operating system
US7035963B2 (en) 2000-12-27 2006-04-25 Intel Corporation Method for resolving address space conflicts between a virtual machine monitor and a guest operating system
US7313669B2 (en) 2000-12-27 2007-12-25 Intel Corporation Virtual translation lookaside buffer
US6907600B2 (en) 2000-12-27 2005-06-14 Intel Corporation Virtual translation lookaside buffer
US7117376B2 (en) 2000-12-28 2006-10-03 Intel Corporation Platform and method of creating a secure boot that enforces proper user authentication and enforces hardware configurations
US7272831B2 (en) 2001-03-30 2007-09-18 Intel Corporation Method and apparatus for constructing host processor soft devices independent of the host processor operating system
US7096497B2 (en) 2001-03-30 2006-08-22 Intel Corporation File checking using remote signing authority via a network
US7191440B2 (en) 2001-08-15 2007-03-13 Intel Corporation Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor
US7024555B2 (en) 2001-11-01 2006-04-04 Intel Corporation Apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment
US7103771B2 (en) 2001-12-17 2006-09-05 Intel Corporation Connecting a virtual token to a physical token
US7308576B2 (en) 2001-12-31 2007-12-11 Intel Corporation Authenticated code module
US7480806B2 (en) 2002-02-22 2009-01-20 Intel Corporation Multi-token seal and unseal
US7124273B2 (en) 2002-02-25 2006-10-17 Intel Corporation Method and apparatus for translating guest physical addresses in a virtual machine environment
GB2403832A (en) * 2002-03-29 2005-01-12 Intel Corp System and method for resetting a platform configuration register
WO2003085498A3 (fr) * 2002-03-29 2004-09-02 Intel Corp Systeme et procede de remise a zero d'un registre de configuration de plate-forme
CN100458641C (zh) * 2002-03-29 2009-02-04 英特尔公司 用于复位平台配置寄存器的系统和方法
US8185734B2 (en) 2002-03-29 2012-05-22 Intel Corporation System and method for execution of a secured environment initialization instruction
US8645688B2 (en) 2002-03-29 2014-02-04 Intel Corporation System and method for execution of a secured environment initialization instruction
US7028149B2 (en) 2002-03-29 2006-04-11 Intel Corporation System and method for resetting a platform configuration register
GB2403832B (en) * 2002-03-29 2006-01-11 Intel Corp System and method for resetting a platform configuration register
US10042649B2 (en) 2002-03-29 2018-08-07 Intel Corporation System and method for execution of a secured environment initialization instruction
US10175994B2 (en) 2002-03-29 2019-01-08 Intel Corporation System and method for execution of a secured environment initialization instruction
US9361121B2 (en) 2002-03-29 2016-06-07 Intel Corporation System and method for execution of a secured environment initialization instruction
US7546457B2 (en) 2002-03-29 2009-06-09 Intel Corporation System and method for execution of a secured environment initialization instruction
US10031759B2 (en) 2002-03-29 2018-07-24 Intel Corporation System and method for execution of a secured environment initialization instruction
US7069442B2 (en) 2002-03-29 2006-06-27 Intel Corporation System and method for execution of a secured environment initialization instruction
US9990208B2 (en) 2002-03-29 2018-06-05 Intel Corporation System and method for execution of a secured environment initialization instruction
US7076669B2 (en) 2002-04-15 2006-07-11 Intel Corporation Method and apparatus for communicating securely with a token
US7058807B2 (en) 2002-04-15 2006-06-06 Intel Corporation Validation of inclusion of a platform within a data center
US7127548B2 (en) 2002-04-16 2006-10-24 Intel Corporation Control register access virtualization performance improvement in the virtual-machine architecture
US7139890B2 (en) 2002-04-30 2006-11-21 Intel Corporation Methods and arrangements to interface memory
US7142674B2 (en) 2002-06-18 2006-11-28 Intel Corporation Method of confirming a secure key exchange
US7392415B2 (en) 2002-06-26 2008-06-24 Intel Corporation Sleep protection
US7124327B2 (en) 2002-06-29 2006-10-17 Intel Corporation Control over faults occurring during the operation of guest software in the virtual-machine architecture
US6996748B2 (en) 2002-06-29 2006-02-07 Intel Corporation Handling faults associated with operation of guest software in the virtual-machine architecture
US7454611B2 (en) 2002-11-27 2008-11-18 Intel Corporation System and method for establishing trust without revealing identity
US7165181B2 (en) 2002-11-27 2007-01-16 Intel Corporation System and method for establishing trust without revealing identity
US7073042B2 (en) 2002-12-12 2006-07-04 Intel Corporation Reclaiming existing fields in address translation data structures to extend control over memory accesses
US7318235B2 (en) 2002-12-16 2008-01-08 Intel Corporation Attestation using both fixed token and portable token
US7900017B2 (en) 2002-12-27 2011-03-01 Intel Corporation Mechanism for remapping post virtual machine memory pages
US7076802B2 (en) 2002-12-31 2006-07-11 Intel Corporation Trusted system clock
US9971615B2 (en) 2003-09-15 2018-05-15 Intel Corporation Optimizing processor-managed resources based on the behavior of a virtual machine monitor
US7287197B2 (en) 2003-09-15 2007-10-23 Intel Corporation Vectoring an interrupt or exception upon resuming operation of a virtual machine
US7424709B2 (en) 2003-09-15 2008-09-09 Intel Corporation Use of multiple virtual machine monitors to handle privileged events
US8079034B2 (en) 2003-09-15 2011-12-13 Intel Corporation Optimizing processor-managed resources based on the behavior of a virtual machine monitor
US7610611B2 (en) 2003-09-19 2009-10-27 Moran Douglas R Prioritized address decoder
US7237051B2 (en) 2003-09-30 2007-06-26 Intel Corporation Mechanism to control hardware interrupt acknowledgement in a virtual machine system
US7366305B2 (en) 2003-09-30 2008-04-29 Intel Corporation Platform and method for establishing trust without revealing identity
US7177967B2 (en) 2003-09-30 2007-02-13 Intel Corporation Chipset support for managing hardware interrupts in a virtual machine system
US7302511B2 (en) 2003-09-30 2007-11-27 Intel Corporation Chipset support for managing hardware interrupts in a virtual machine system
US7636844B2 (en) 2003-11-17 2009-12-22 Intel Corporation Method and system to provide a trusted channel within a computer system for a SIM device
US9087000B2 (en) 2003-11-26 2015-07-21 Intel Corporation Accessing private data about the state of a data processing machine from storage that is publicly accessible
US9348767B2 (en) 2003-11-26 2016-05-24 Intel Corporation Accessing private data about the state of a data processing machine from storage that is publicly accessible
US9009483B2 (en) 2003-12-22 2015-04-14 Intel Corporation Replacing blinded authentication authority
US7356735B2 (en) 2004-03-30 2008-04-08 Intel Corporation Providing support for single stepping a virtual machine in a virtual machine environment
US7620949B2 (en) 2004-03-31 2009-11-17 Intel Corporation Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment
US7490070B2 (en) 2004-06-10 2009-02-10 Intel Corporation Apparatus and method for proving the denial of a direct proof signature
US7305592B2 (en) 2004-06-30 2007-12-04 Intel Corporation Support for nested fault in a virtual machine environment
US8924728B2 (en) 2004-11-30 2014-12-30 Intel Corporation Apparatus and method for establishing a secure session with a device without exposing privacy-sensitive information
US8533777B2 (en) 2004-12-29 2013-09-10 Intel Corporation Mechanism to determine trust of out-of-band management agents
US7395405B2 (en) 2005-01-28 2008-07-01 Intel Corporation Method and apparatus for supporting address translation in a virtual machine environment
US7809957B2 (en) 2005-09-29 2010-10-05 Intel Corporation Trusted platform module for generating sealed data
JP2015507289A (ja) * 2012-02-01 2015-03-05 マイクロチップ テクノロジー インコーポレイテッドＭｉｃｒｏｃｈｉｐ Ｔｅｃｈｎｏｌｏｇｙ Ｉｎｃｏｒｐｏｒａｔｅｄ ソフトリセットディスエーブルを伴う周辺機器特別機能レジスタ
JP2016207074A (ja) * 2015-04-27 2016-12-08 シャープ株式会社 システム起動回路、電気機器およびテレビジョン装置

Also Published As

Publication number Publication date
TW422947B (en) 2001-02-21

Similar Documents

Publication Publication Date Title
WO1998012620A1 (fr) Micro-ordinateur possedant une fonction de commande de remise a zero
US7761727B2 (en) Micro-controller having USB control unit, MC unit and oscillating circuit commonly used by the USB control unit and the MC unit
EP0941631B1 (fr) Architecture d'unite de commande de haut-parleur d'ordinateur a bus serie universel
KR100290729B1 (ko) 유에스비 등시 데이타를 전송 및 수신하는 장치 및 방법
JP2001512870A (ja) ユニバーサルシリアルバスデバイスコントローラ
US5345564A (en) Serial communication peripheral integrated electronic circuit that recognizes its unique address before the entire circuit is enabled
JP2001517332A (ja) 電圧スケーリングと周波数スケーリングの両方を通じて電力消費量を削減する装置および方法
KR19990067846A (ko) 버스 시스템 동작 방법 및 장치
US6601165B2 (en) Apparatus and method for implementing fault resilient booting in a multi-processor system by using a flush command to control resetting of the processors and isolating failed processors
JP2010086524A (ja) 省電力機能を有するブリッジ装置
US8055920B2 (en) Computer system
EP0537525A2 (fr) Système à ordinateur avec fonction de remise à zéro effectuant une remise à zéro du système à la suite d'une panne d'alimentation
US8560877B2 (en) Image processing apparatus and method of transmitting reference clock
JPH11272603A (ja) バスブリッジ装置及びトランザクションフォワード方法
JPH11202968A (ja) マイクロコンピュータ
JP3601423B2 (ja) 半導体集積回路装置
JP3052595B2 (ja) 計算機冗長制御方式
US11442518B2 (en) Extended system, server host and operation method thereof
JP2742249B2 (ja) リモートコントローラ
JP4057360B2 (ja) 多機能ｉｃカード及びその制御方法
JPS60114952A (ja) 処理装置
KR100466328B1 (ko) Ｉ２ｃ 통신의 신뢰성 확보방법
JPH04140810A (ja) 情報処理装置
JPH10247187A (ja) １チップマイクロコンピュータ
CN117631770A (zh) 一种服务器及其主板和板卡

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase