[go: up one dir, main page]

WO1999048008A3 - Method and apparatus for intermodule data transfer - Google Patents

Method and apparatus for intermodule data transfer Download PDF

Info

Publication number
WO1999048008A3
WO1999048008A3 PCT/US1999/000545 US9900545W WO9948008A3 WO 1999048008 A3 WO1999048008 A3 WO 1999048008A3 US 9900545 W US9900545 W US 9900545W WO 9948008 A3 WO9948008 A3 WO 9948008A3
Authority
WO
WIPO (PCT)
Prior art keywords
devices
transfer
bus
data transfer
data
Prior art date
Application number
PCT/US1999/000545
Other languages
French (fr)
Other versions
WO1999048008A2 (en
Inventor
Timothy E Hoglung
Original Assignee
Lsi Logic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lsi Logic Corp filed Critical Lsi Logic Corp
Priority to EP99903037A priority Critical patent/EP0979457A2/en
Publication of WO1999048008A2 publication Critical patent/WO1999048008A2/en
Publication of WO1999048008A3 publication Critical patent/WO1999048008A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)

Abstract

A method and apparatus for transferring data between devices in an integrated circuit (100). The devices are coupled to each other through a bus (116, 118, 120, 122, 124, 126) in which tri-state non-contention is insured through the use of turnaround cycles. Signals driven during an address state are turned around during data states while flow control signals are turned around during address cycles. Additionally, the bus of the present invention allows for both master devices (102, 104) and slave devices (106, 108, 110, 112) to regulate the transfer of data. Decentralized decoding also is employed in the transfer.
PCT/US1999/000545 1998-01-12 1999-01-11 Method and apparatus for intermodule data transfer WO1999048008A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP99903037A EP0979457A2 (en) 1998-01-12 1999-01-11 Method and apparatus for intermodule data transfer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US471198A 1998-01-12 1998-01-12
US09/004,711 1998-01-12

Publications (2)

Publication Number Publication Date
WO1999048008A2 WO1999048008A2 (en) 1999-09-23
WO1999048008A3 true WO1999048008A3 (en) 1999-12-23

Family

ID=21712153

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/000545 WO1999048008A2 (en) 1998-01-12 1999-01-11 Method and apparatus for intermodule data transfer

Country Status (2)

Country Link
EP (1) EP0979457A2 (en)
WO (1) WO1999048008A2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0579397A1 (en) * 1992-06-29 1994-01-19 Xerox Corporation Method of determining devices requesting the transfer of data signals on a bus
US5467295A (en) * 1992-04-30 1995-11-14 Intel Corporation Bus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unit
US5502824A (en) * 1992-12-28 1996-03-26 Ncr Corporation Peripheral component interconnect "always on" protocol

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5467295A (en) * 1992-04-30 1995-11-14 Intel Corporation Bus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unit
EP0579397A1 (en) * 1992-06-29 1994-01-19 Xerox Corporation Method of determining devices requesting the transfer of data signals on a bus
US5502824A (en) * 1992-12-28 1996-03-26 Ncr Corporation Peripheral component interconnect "always on" protocol

Also Published As

Publication number Publication date
WO1999048008A2 (en) 1999-09-23
EP0979457A2 (en) 2000-02-16

Similar Documents

Publication Publication Date Title
ATE105430T1 (en) INTERFACE FOR A COMPUTER SYSTEM WITH A REDUCED INSTRUCTION SET.
AU567291B2 (en) Arbitration technique for serial buses
GB2349490A (en) Memory module controller
EP0768671A3 (en) Circuits, systems and methods for reducing power loss during transfer of data across a conductive line
WO2002050690A3 (en) I2c bus control for isolating selected ic's for fast i2 bus communication
EP0927938A4 (en) Data transfer method and device
GB9319661D0 (en) Integrated circuit
EP0388300A3 (en) Controller for direct memory access
WO2001024015A3 (en) Asynchronous centralized multi-channel dma controller
WO2000013185A3 (en) Memory system
EP0971292A3 (en) Method and apparatus for transferring data over a processor interface bus
CA2122079A1 (en) Universal CD-ROM Interface
EP0800139A3 (en) Programmable read/write access signal and method therefor
CA2239168A1 (en) Method and system for data transfer
CA2130064A1 (en) Method and Apparatus for Transferring Data Between a Host Processor and a Subsystem Processor in a Data Processing System
EP0803803A3 (en) Method of configuring a data packet transfer device
WO1999048008A3 (en) Method and apparatus for intermodule data transfer
EP0352965A3 (en) Data transmission system
EP0344999A3 (en) Data transmission system
HK1041617B (en) A method and apparatus for isochronous data transport over an asynchronous bus
JPS6479850A (en) Effective using method for bus
EP1077412A3 (en) Bus system having improved control process
EP0382342A3 (en) Computer system dma transfer
JPS57196333A (en) Interface controlling system
EP0860767A3 (en) Disk control apparatus

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1999903037

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWP Wipo information: published in national office

Ref document number: 1999903037

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1999903037

Country of ref document: EP