[go: up one dir, main page]

WO1999038196A3 - Electronic devices having thermodynamic encapsulant portions predominating over thermostatic encapsulant portions - Google Patents

Electronic devices having thermodynamic encapsulant portions predominating over thermostatic encapsulant portions Download PDF

Info

Publication number
WO1999038196A3
WO1999038196A3 PCT/US1999/001585 US9901585W WO9938196A3 WO 1999038196 A3 WO1999038196 A3 WO 1999038196A3 US 9901585 W US9901585 W US 9901585W WO 9938196 A3 WO9938196 A3 WO 9938196A3
Authority
WO
WIPO (PCT)
Prior art keywords
thermodynamic
chip
thermostatic
chain portions
encapsulant portions
Prior art date
Application number
PCT/US1999/001585
Other languages
French (fr)
Other versions
WO1999038196A2 (en
Inventor
Richard L Jacobs
Original Assignee
Richard L Jacobs
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Richard L Jacobs filed Critical Richard L Jacobs
Priority to JP2000528997A priority Critical patent/JP2002502110A/en
Priority to EP99905475A priority patent/EP1084029A4/en
Publication of WO1999038196A2 publication Critical patent/WO1999038196A2/en
Publication of WO1999038196A3 publication Critical patent/WO1999038196A3/en
Priority to US09/863,629 priority patent/US6492204B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01077Iridium [Ir]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Polyurethanes Or Polyureas (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Adhesives Or Adhesive Processes (AREA)

Abstract

An electronic device (10) and a method for assembling the device (10) comprising a circuit board (14) having contacts (24, 26) and an integrated circuit chip (12) of a given physical geometry, the chip (12) having leads (18, 22) electrically connected in hot-solder relation to the contacts (24, 26) the chip (12) having a protected composition congruent therewith and adhering thereto, the composition comprising a resin (28) having thermostatic crystalline polymer chain portions and thermodynamic polymer chain portions, the thermodynamic chain portions being present in such proportion that they expansively absord the heat of the hot-solder connection in preference to the thermostatic crystalline polymer chain portions. Thus, the protective composition remains comgruent with and adheres to the physical geometry of the chip (12) through a soldering cycle.
PCT/US1999/001585 1998-01-27 1999-01-26 Electronic devices having thermodynamic encapsulant portions predominating over thermostatic encapsulant portions WO1999038196A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2000528997A JP2002502110A (en) 1998-01-27 1999-01-26 Electronic devices where the thermodynamic encapsulant part dominate the thermostatic encapsulant part
EP99905475A EP1084029A4 (en) 1998-01-27 1999-01-26 Electronic devices having thermodynamic encapsulant portions predominating over thermostatic encapsulant portions
US09/863,629 US6492204B1 (en) 1999-01-26 2001-05-22 Electronic devices having thermodynamic encapsulant portions predominating over thermostatic encapsulant portions

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US7270098P 1998-01-27 1998-01-27
US60/072,700 1998-01-27
US7630698P 1998-02-27 1998-02-27
US60/076,306 1998-02-27

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US61318500A Continuation-In-Part 1999-01-26 2000-07-10

Publications (2)

Publication Number Publication Date
WO1999038196A2 WO1999038196A2 (en) 1999-07-29
WO1999038196A3 true WO1999038196A3 (en) 2000-06-15

Family

ID=26753649

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/001585 WO1999038196A2 (en) 1998-01-27 1999-01-26 Electronic devices having thermodynamic encapsulant portions predominating over thermostatic encapsulant portions

Country Status (3)

Country Link
EP (1) EP1084029A4 (en)
JP (1) JP2002502110A (en)
WO (1) WO1999038196A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6664318B1 (en) * 1999-12-20 2003-12-16 3M Innovative Properties Company Encapsulant compositions with thermal shock resistance
EP1424728A1 (en) 2002-11-27 2004-06-02 Abb Research Ltd. Power semiconductor module
GB2399305B (en) * 2003-06-09 2006-02-22 Wood Ltd E Pipe renovating method
CN112753281B (en) * 2018-09-26 2024-07-02 夏普株式会社 Display device
TWI827890B (en) * 2019-10-23 2024-01-01 南韓商Sk恩普士股份有限公司 Composition for polishing pad and polishing pad

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4632798A (en) * 1983-07-27 1986-12-30 Celanese Corporation Encapsulation of electronic components with anisotropic thermoplastic polymers
US4719250A (en) * 1984-06-18 1988-01-12 Hoechst Celanese Corporation Encapsulation of electronic components
US4720424A (en) * 1984-06-18 1988-01-19 Hoebbst Celanese Corporation Electronic component encapsulated with a composition comprising a polymer which is capable of forming an anisotropic melt phase and substantially incapable of further chain growth upon heating

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130546A (en) * 1976-10-19 1978-12-19 Hitachi Chemical Company, Ltd. Thermosetting resin composition
FR2713396B1 (en) * 1993-11-30 1996-02-09 Giat Ind Sa Method for encapsulating electronic components or modules and electronic components or modules encapsulated by said method.
IT1273136B (en) * 1994-04-12 1997-07-04 Vagnone E Boeri S R L PROCEDURE FOR SEALING AN ELECTRIC CONNECTOR AND CONNECTOR SO OBTAINED

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4632798A (en) * 1983-07-27 1986-12-30 Celanese Corporation Encapsulation of electronic components with anisotropic thermoplastic polymers
US4719250A (en) * 1984-06-18 1988-01-12 Hoechst Celanese Corporation Encapsulation of electronic components
US4720424A (en) * 1984-06-18 1988-01-19 Hoebbst Celanese Corporation Electronic component encapsulated with a composition comprising a polymer which is capable of forming an anisotropic melt phase and substantially incapable of further chain growth upon heating

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1084029A4 *

Also Published As

Publication number Publication date
JP2002502110A (en) 2002-01-22
WO1999038196A2 (en) 1999-07-29
EP1084029A2 (en) 2001-03-21
EP1084029A4 (en) 2003-05-14

Similar Documents

Publication Publication Date Title
TW200703837A (en) Surface mount multi-layer electrical circuit protection device with active element between PPTC layers
JPS6436496A (en) Carrier element incorporated into identification card
SG111958A1 (en) Semiconductor device
TW348308B (en) BGA type semiconductor device and process for making the same
EP1005082A4 (en) SEMICONDUCTOR DEVICE, METHOD FOR THE PRODUCTION THEREOF, PCB AND ELECTRONIC DEVICE
AU6121598A (en) Electronic component and semiconductor device, method for manufacturing the same, circuit board have the same mounted thereon, and electronic equipment having the circuit board
WO2001084898A3 (en) Electronic control module for a vehicle
MY118700A (en) Thermosetting resin compositions
AU2854099A (en) Semiconductor device and method for manufacturing the same, circuit substrate, and electronic device
KR950000903A (en) Lead-free Tin-Busm Soldering Alloy
EP0246893A3 (en) Semiconductor device comprising an insulating wiring substrate and method of manufacturing it
WO2007075420A3 (en) Thermoplastic overmolding for small package turbocharger speed sensor
ZA992492B (en) Encapsulation package and method of packaging an electronic circuit module.
EP1243569A3 (en) Electrical circuit having a metal-bonded-ceramic material or MBC component as an insulating substrate
CA2409912A1 (en) Improvements in grounding and thermal dissipation for integrated circuit packages
EP1119037A3 (en) Semiconductor device and method of manufacturing thereof
ATE176959T1 (en) CONTACTLESS MEMORY CARD WITH IC MODULE
EP0394588A3 (en) Solder terminal
EP1471769A3 (en) Surface-mountable electronic component
EP1193750A3 (en) Micro soldering method and apparatus
WO2003038647A3 (en) Packaged combination memory for electronic devices
WO1999038196A3 (en) Electronic devices having thermodynamic encapsulant portions predominating over thermostatic encapsulant portions
DE69330249D1 (en) Performance packaging with high reliability for an electronic semiconductor circuit
EP1126752A3 (en) Chip scale packaging on CTE matched printed wiring boards
EP0869151A3 (en) Thermosetting resin composition

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA CH CN CU CZ ID IL JP KR MX NO NZ PL RU SG US VN YU

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): CA CH CN CU CZ ID IL JP KR MX NO NZ PL RU SG US VN YU

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 09613185

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 1999905475

Country of ref document: EP

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 528997

Kind code of ref document: A

Format of ref document f/p: F

NENP Non-entry into the national phase

Ref country code: KR

WWP Wipo information: published in national office

Ref document number: 1999905475

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1999905475

Country of ref document: EP