[go: up one dir, main page]

WO2000018145A1 - Activation/commutation de logiciel sans acces par utilisation d'une interface de classe vers un materiel cible - Google Patents

Activation/commutation de logiciel sans acces par utilisation d'une interface de classe vers un materiel cible Download PDF

Info

Publication number
WO2000018145A1
WO2000018145A1 PCT/EP1999/006403 EP9906403W WO0018145A1 WO 2000018145 A1 WO2000018145 A1 WO 2000018145A1 EP 9906403 W EP9906403 W EP 9906403W WO 0018145 A1 WO0018145 A1 WO 0018145A1
Authority
WO
WIPO (PCT)
Prior art keywords
software
memory
hardware
network node
swb2
Prior art date
Application number
PCT/EP1999/006403
Other languages
English (en)
Inventor
Hans-Jürgen GAPPA
Joachim Ebinger
Original Assignee
Nokia Networks Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Networks Oy filed Critical Nokia Networks Oy
Priority to AU58573/99A priority Critical patent/AU5857399A/en
Publication of WO2000018145A1 publication Critical patent/WO2000018145A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0638—Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/60—Software deployment
    • G06F8/65—Updates
    • G06F8/656—Updates while running
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1305—Software aspects
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13057—Object-oriented software
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13103—Memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13109—Initializing, personal profile
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13166—Fault prevention
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13376—Information service, downloading of information, 0800/0900 services
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1338—Inter-exchange connection

Definitions

  • the invention relates to a method for a software change of access from software stored in a first memory to software stored in a second memory in the network node of a telecommunications network.
  • the invention also relates to a network node of a telecommunications network, said node comprising a first memory and a second memory for storing one software version each, as well as hardware responsible for controlling the data traffic passing the network node and a buffer memory, into which memory, configuration values can be written which are generated for the hardware by at least one software area of the network node which software area is coupled to the software used, from where the configuration values can be made available to the hardware.
  • network nodes are used for various tasks such as for example for data multiplexing.
  • the network nodes comprise various software areas such as access to network management, application-related software and access to the hardware used for data transfer through the network node.
  • the various software areas generate the configuration values required by the hardware for carrying out the data transfer.
  • These configuration values can be made available to the hardware in that they are written into registers contained in the hardware.
  • the configuration values written into the registers can either be values changeable during the execution time of application software or else, configuration values can comprise default values which are set once at the program start by an initialisation software and then kept.
  • the updateable software for the node which also helps to determine the configuration values delivered to the hardware, is stored in a memory (flash bank) .
  • a memory flash bank
  • two independent memories are provided, with a different software version being storable in each of these memories. In this way it is possible, during continuous operation of the node, to load a new software version into the memory not being used at the time. After completion of loading, especially after completion of loading in all or selected nodes of the network, a changeover from the software in the memory used so far to the software in the second memory can take place without interrupting the data traffic through the node.
  • the new software causes various software areas of the software level of the network node, such as for example the application-oriented software, to configure anew without any coordination amongst themselves. If the resulting non-coordinated configuration values are output to the hardware used for controlling the data traffic, then these values are used for further control, which can lead to an interruption or a deterioration of the data transfer.
  • each software area carries out a check irrespective of other software areas, with the check intended to determine whether a restart was caused by an interruption in the power supply or by a change of access to other software.
  • An independent check of the status, carried out by the individual software areas, is expensive.
  • the lack of control of the renewed permission to write to the register can lead to values being placed in the hardware which do not mach, thus presenting the danger of a disturbance to the data transfer in spite of the checks carried out by the individual software areas .
  • the invention is also based on the object of providing an improved network node which makes such a change possible.
  • this object is firstly met by a method for a software change of access from software stored in a first memory to software stored in a second memory in the network node of a telecommunications network, with the configuration values required by hardware for data traffic through the node being provided by at least one software area of the network node coupled to the software of the current memory, characterised by the following steps:
  • this object is met according to the precharacterising part of claim 7 in that means for disabling the transfer of the configuration values written to the buffer memory by the software area of which there is at least one, are allocated to the network node during the initialisation phase of the software area of which there is at least one, after a change of the software, and for causing the output of the entire current content of the buffer memory to the hardware after completion of the initialisation phase of all integrated software areas.
  • the solution according to the invention takes advantage of the fact that the data transfer through the network node can be maintained for a while by the hardware with existing non-updated configuration values, without problems occurring. For this reason, the configuration values generated during the initialisation phase after a change of access to new software, can first be placed in a buffer memory without it becoming necessary to immediately hand on the configuration values to the hardware. But rather, according to the invention, this transfer to the hardware only occurs when the initialisation phase is completed and when the individual configuration values are matched so that they can sensibly be used by the hardware.
  • the method according to the invention and the network node according to the invention thus provide the advantage that they permit a change from one software version to another software version in a network node, with said change ensuring uninterrupted error-free data traffic through the node even during the change.
  • the method according to the invention provides that during detection of a fault after changing the software in the second memory, a change to the software in the first memory takes place.
  • Fig. 1 is a diagrammatic representation of the software level of a network node
  • Figs. 2a, 2b are diagrammatic representations of an exemplary progression in transmitting configuration values without changing the software of a network node
  • Figs. 3a to 3c are representations of an exemplary progression in transmitting configuration values immediately after changing the software of a network node according to the method according to the invention.
  • Fig. 1 provides an overview of the software level in a network node of a telecommunications network.
  • the area designated S B4 creates access for the node to a management computer.
  • class interface KS and a RAM buffer memory (not shown) the software area S B3 has access to the hardware HW of the node, said hardware HW being responsible for data transmission through the network node.
  • Various functions in the network node have been allocated to the software areas SWBl, SWB2 and SWB5.
  • the software area SWB3 transfers configuration values generated by the software areas SWBl, SWB2 which are necessary for data transmission, to the hardware H .
  • the RAM buffer memory forms part of the program RAM memory in which for example delay-time variables or similar values are stored.
  • a control block CB is connected to the software level, said control block comprising two flash banks FBI, FB2.
  • the first flash bank FBI the currently used software is stored.
  • a newer software version can be written into the second flash bank FB2. This writing activity can take place either locally on the network node or else via a remote computer which can also communicate with several network nodes.
  • the network node after writing in a new software version into the second flash bank FB2, receives a signal via the software area SWB4 that a changeover to the new software version is to take place, then a change to the new software is triggered in the software areas SWBl, SWB2 of the network node.
  • the software areas SWBl, SWB2 start to reconfigure. Only after completion of an initialisation phase are the areas ready again, and also matched to each other, to the extent that sensible configuration values for the hardware can be provided.
  • Figs. 2a and 2b show the transmission of configuration values in regular operation of the network node without software exchange.
  • the configuration values generated by the various software areas SWBl, SWB2 are transmitted by way of a software-based class interface KS, for example by means of a C++ ASIC class, to the RAM buffer memory SP and from there onward to one of several configuration registers REG (ASIC register map) of the hardware HW .
  • KS software-based class interface
  • REG ASIC register map
  • Figs. 3a-3c show the transmission of configuration values generated by the software areas SWBl, SWB2 for the configuration registers REG, for the case where a change to new software is made.
  • a RAM buffer memory is provided for all configuration registers REG of the hardware HW, with each of Figs. 3a-3c showing only one RAM buffer memory SP allocated to a "write only" register.
  • the configuration values generated by the software areas SWBl, SWB2 are written into a RAM buffer memory SP and in the case of "write only" registers are read-out again from there, to obtain the hitherto current values for further writing activities.
  • data transfer through the network node can be carried out for a while using the old values in the ASIC register map, without any interruption of the data transfer taking place .

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

L'invention concerne un procédé permettant un changement d'accès de logiciel stocké dans une première mémoire (FB1) vers un logiciel stocké dans une seconde mémoire (FB2) dans le noeud réseau d'un réseau de télécommunications. Pour obtenir un procédé permettant un changement sans danger permettant d'éviter les perturbations de transmission de données dans le noeud réseau, le procédé comprend les étapes consistant à changer l'accès d'au moins une zone logiciel du noeud réseau du logiciel de la première mémoire (FB1) au logiciel de la seconde mémoire (FB2), pendant la phase d'initialisation des zones logiciel (SWB1, SWB2), pendant laquelle une nouvelle configuration correspondant au nouveau logiciel dans les zones logiciel (SWB1, SWB2) a lieu, on procède à l'écriture des valeurs de configuration générées pour le matériel (HW) dans une mémoire tampon (SP) dont les valeurs peuvent être transférées au matériel tout en invalidant en même temps le transfert, et, après achèvement de la phase d'initialisation dans toutes les zones logiciel (SWB1, SWB2) du noeud réseau, lesquelles zones logiciel fournissent des valeurs de configuration pour le matériel (HW), à transmettre toutes les valeurs de configuration courantes de la mémoire tampon (SP) au matériel (HW). L'invention concerne également un noeud réseau d'un réseau de télécommucations permettant la mise en oeuvre de ce procédé.
PCT/EP1999/006403 1998-09-19 1999-09-01 Activation/commutation de logiciel sans acces par utilisation d'une interface de classe vers un materiel cible WO2000018145A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU58573/99A AU5857399A (en) 1998-09-19 1999-09-01 Hitless software activation/switchover through usage of class interface towards target hardware

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19843048.5 1998-09-19
DE19843048A DE19843048C2 (de) 1998-09-19 1998-09-19 Verfahren für einen Softwarezugriffswechsel in einem Netzwerkknoten eines Telekommunikationsnetzwerkes sowie ein zum Durchführen eines solchen Verfahrens geeigneter Netzwerkknoten

Publications (1)

Publication Number Publication Date
WO2000018145A1 true WO2000018145A1 (fr) 2000-03-30

Family

ID=7881579

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP1999/006403 WO2000018145A1 (fr) 1998-09-19 1999-09-01 Activation/commutation de logiciel sans acces par utilisation d'une interface de classe vers un materiel cible

Country Status (3)

Country Link
AU (1) AU5857399A (fr)
DE (1) DE19843048C2 (fr)
WO (1) WO2000018145A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002001353A1 (fr) * 2000-06-28 2002-01-03 Telefonaktiebolaget Lm Ericsson (Publ) Procede d'automatisation d'une mise a jour de logiciel

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2362064A (en) * 2000-05-04 2001-11-07 Marconi Comm Ltd Switching of software in a communications system
WO2002048859A2 (fr) * 2000-12-13 2002-06-20 Koninklijke Philips Electronics N.V. Procede et programme permettant de mettre a jour un logiciel

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4954988A (en) * 1988-10-28 1990-09-04 Rockwell International Corporation Memory device wherein a shadow register corresponds to each memory cell
US5155837A (en) * 1989-03-02 1992-10-13 Bell Communications Research, Inc. Methods and apparatus for software retrofitting
WO1994001819A1 (fr) * 1992-07-01 1994-01-20 Telefonaktiebolaget Lm Ericsson Systeme permettant le remplacement d'un logiciel pendant le fonctionnement d'un ordinateur
US5392440A (en) * 1991-05-04 1995-02-21 Heidelberger Druckmaschinen Ag Circuit arrangement for operating a computer having a readback device for feeding back last-written information to the computer
EP0743595A2 (fr) * 1995-05-18 1996-11-20 Philips Patentverwaltung GmbH Système de communication avec des moyens pour l'echange de logiciel

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4333272A1 (de) * 1993-09-30 1995-04-06 Philips Patentverwaltung Kommunikationssystem
DE4422805C1 (de) * 1994-06-29 1995-11-30 Siemens Ag Verfahren zum Laden von Software in Kommunikationssystemen mit nichtredundaten, dezentralen Einrichtungen

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4954988A (en) * 1988-10-28 1990-09-04 Rockwell International Corporation Memory device wherein a shadow register corresponds to each memory cell
US5155837A (en) * 1989-03-02 1992-10-13 Bell Communications Research, Inc. Methods and apparatus for software retrofitting
US5392440A (en) * 1991-05-04 1995-02-21 Heidelberger Druckmaschinen Ag Circuit arrangement for operating a computer having a readback device for feeding back last-written information to the computer
WO1994001819A1 (fr) * 1992-07-01 1994-01-20 Telefonaktiebolaget Lm Ericsson Systeme permettant le remplacement d'un logiciel pendant le fonctionnement d'un ordinateur
EP0743595A2 (fr) * 1995-05-18 1996-11-20 Philips Patentverwaltung GmbH Système de communication avec des moyens pour l'echange de logiciel

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002001353A1 (fr) * 2000-06-28 2002-01-03 Telefonaktiebolaget Lm Ericsson (Publ) Procede d'automatisation d'une mise a jour de logiciel
US7266819B2 (en) 2000-06-28 2007-09-04 Telefonaktiebolaget Lm Ericsson (Publ) Method for automation of software upgrade

Also Published As

Publication number Publication date
AU5857399A (en) 2000-04-10
DE19843048C2 (de) 2000-08-17
DE19843048A1 (de) 2000-03-23

Similar Documents

Publication Publication Date Title
US7293068B2 (en) Method and system for storing duplicate data
US20090282204A1 (en) Method and apparatus for backing up storage system data
US20060225035A1 (en) Redundant system using object-oriented program and method for rescuing object-oriented program
US6289394B1 (en) Agent management system capable of readily monitoring and controlling agent
US6286113B1 (en) Method of making protected changes to data stored in a database, as well as database system and network element equipped therewith
WO2000018145A1 (fr) Activation/commutation de logiciel sans acces par utilisation d'une interface de classe vers un materiel cible
JPH09162782A (ja) ユニット切替装置
US5995983A (en) Information processing apparatus and data processing method for information processing apparatus
CN111488175A (zh) 一种访问控制方法、装置、设备及可读存储介质
JP2000137604A (ja) データ引き継ぎシステム
JPH1031626A (ja) Ｉｃカードシステム
US7991849B1 (en) System for managing configuration memory with transaction and redundancy support in an optical network element
US6757721B2 (en) Method of multiple configuration setting and backup editing of a network apparatus
JPH0323026B2 (fr)
JP2976897B2 (ja) 伝送装置におけるデータバックアップ方式
JPH0736153B2 (ja) データ伝送システム
JPH06269032A (ja) 電子交換機
JPS63156465A (ja) 時間スイツチ回路のデ−タ格納域監視方式
JP2720527B2 (ja) 二重化制御回路
JPH0713874A (ja) 多重化記憶システム
CN119002437A (zh) 一种核电站dcs系统的数据通信方法、通信服务端及系统
JPS62196729A (ja) マイクロプログラムロ−ド方式
JPH03179533A (ja) ソフトウェアの処理能力評価用回路
JPH05189259A (ja) 外部レジスタ設定方式
JPH041376B2 (fr)

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase