[go: up one dir, main page]

WO2001097010A3 - Procede et dispositif de traitement de donnees servant a proteger l'execution d'instructions - Google Patents

Procede et dispositif de traitement de donnees servant a proteger l'execution d'instructions Download PDF

Info

Publication number
WO2001097010A3
WO2001097010A3 PCT/EP2001/005560 EP0105560W WO0197010A3 WO 2001097010 A3 WO2001097010 A3 WO 2001097010A3 EP 0105560 W EP0105560 W EP 0105560W WO 0197010 A3 WO0197010 A3 WO 0197010A3
Authority
WO
WIPO (PCT)
Prior art keywords
register
signature
value
mode
signature register
Prior art date
Application number
PCT/EP2001/005560
Other languages
English (en)
Other versions
WO2001097010A2 (fr
Inventor
Thorwald Rabeler
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Priority to JP2002511070A priority Critical patent/JP2004503860A/ja
Priority to EP01936364A priority patent/EP1295200A2/fr
Publication of WO2001097010A2 publication Critical patent/WO2001097010A2/fr
Publication of WO2001097010A3 publication Critical patent/WO2001097010A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/52—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems during program execution, e.g. stack integrity ; Preventing unwanted data erasure; Buffer overflow
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/74—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information operating in dual or compartmented mode, i.e. at least one secure mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/30—Payment architectures, schemes or protocols characterised by the use of specific devices or networks
    • G06Q20/34—Payment architectures, schemes or protocols characterised by the use of specific devices or networks using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/341—Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/0806—Details of the card
    • G07F7/0813—Specific details related to card security
    • G07F7/082—Features insuring the integrity of the data on or in the card
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1008—Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/12—Card verification
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/12—Card verification
    • G07F7/122—Online card verification

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Business, Economics & Management (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Accounting & Taxation (AREA)
  • Strategic Management (AREA)
  • General Business, Economics & Management (AREA)
  • Mathematical Physics (AREA)
  • Storage Device Security (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)

Abstract

Selon l'invention, un dispositif permettant de déterminer si un programme applicatif a été manipulé frauduleusement est muni d'un registre de signatures couplé à la sortie du registre d'instructions et/ou aux adresses de la mémoire du programme. Le registre de signatures est également couplé à un bit modal d'un processeur fonctionnant selon deux modes opératoires. Dans un premier mode, le registre de signatures accumule la sortie du registre d'instructions et/ou des adresses de la mémoire du programme, sans toutefois que la sortie du registre de signatures soit visible à l'extérieur. Dans un deuxième mode, le registre de signatures est configuré de manière à ne plus accumuler des entrées. Dans ce deuxième mode, le contenu du registre de signatures est vérifié par comparaison avec une valeur déterminée. Cette valeur de comparaison peut effectivement être contenue dans une instruction à des possitions pertinentes dans le programme. Dans une autre forme de réalisation, la valeur de signature n'est pas comparée directement, mais seulement après chiffrement de la valeur afin de s'assurer qu'en cas de manipulation non autorisée du programme, la valeur de comparaison ne puisse pas être modifiée facilement.
PCT/EP2001/005560 2000-06-12 2001-05-14 Procede et dispositif de traitement de donnees servant a proteger l'execution d'instructions WO2001097010A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2002511070A JP2004503860A (ja) 2000-06-12 2001-05-14 データ処理方法及び保護された命令の実行のための装置
EP01936364A EP1295200A2 (fr) 2000-06-12 2001-05-14 Procede et dispositif de traitement de donnees servant a proteger l'execution d'instructions

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US59206000A 2000-06-12 2000-06-12
US09/592,060 2000-06-12

Publications (2)

Publication Number Publication Date
WO2001097010A2 WO2001097010A2 (fr) 2001-12-20
WO2001097010A3 true WO2001097010A3 (fr) 2002-03-21

Family

ID=24369117

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2001/005560 WO2001097010A2 (fr) 2000-06-12 2001-05-14 Procede et dispositif de traitement de donnees servant a proteger l'execution d'instructions

Country Status (3)

Country Link
EP (1) EP1295200A2 (fr)
JP (1) JP2004503860A (fr)
WO (1) WO2001097010A2 (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7533412B2 (en) * 2002-04-23 2009-05-12 Stmicroelectronics S.A. Processor secured against traps
FR2849226B1 (fr) 2002-12-20 2005-12-02 Oberthur Card Syst Sa Procede et dispositif de securisation de l'execution d'un programme informatique.
US7322042B2 (en) * 2003-02-07 2008-01-22 Broadon Communications Corp. Secure and backward-compatible processor and secure software execution thereon
US20100017627A1 (en) 2003-02-07 2010-01-21 Broadon Communications Corp. Ensuring authenticity in a closed content distribution system
US7533276B2 (en) 2003-08-26 2009-05-12 Panasonic Corporation Program execution device
EP1548537A1 (fr) * 2003-12-23 2005-06-29 STMicroelectronics Limited Agencement d'un processeur sécurisé
DE102005050767A1 (de) * 2005-10-24 2007-04-26 Robert Bosch Gmbh Instruktionsspeicherabsicherung durch Control Flow Checking
DE102007038763A1 (de) 2007-08-16 2009-02-19 Siemens Ag Verfahren und Vorrichtung zur Sicherung eines Programms gegen eine Kontrollflussmanipulation und gegen einen fehlerhaften Programmablauf
EP3301600B1 (fr) * 2016-09-29 2021-03-31 Commsolid GmbH Procédé et appareil de suivi de signature
US11329663B2 (en) 2018-08-21 2022-05-10 Commsolid Gmbh Analog to digital converter
US11698969B1 (en) * 2021-06-25 2023-07-11 Amazon Technologies, Inc. Boot security of integrated circuit device
CN114969740B (zh) * 2022-06-07 2025-08-01 电子科技大学 一种避免指令序列触发型硬件木马触发的防御机制

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5671394A (en) * 1990-07-27 1997-09-23 Nec Corporation Microcomputer having ROM data protection function
EP0935214A2 (fr) * 1998-02-06 1999-08-11 Philips Patentverwaltung GmbH Carte à puce avec circuit intégré
US6003134A (en) * 1997-01-13 1999-12-14 Kuo; Chih-Cheng Secure open smart card architecture
EP0977160A1 (fr) * 1998-07-31 2000-02-02 Philips Corporate Intellectual Property GmbH Méthode et dispositif de traitment de données pour l'exécution fiable des instructions

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5671394A (en) * 1990-07-27 1997-09-23 Nec Corporation Microcomputer having ROM data protection function
US6003134A (en) * 1997-01-13 1999-12-14 Kuo; Chih-Cheng Secure open smart card architecture
EP0935214A2 (fr) * 1998-02-06 1999-08-11 Philips Patentverwaltung GmbH Carte à puce avec circuit intégré
EP0977160A1 (fr) * 1998-07-31 2000-02-02 Philips Corporate Intellectual Property GmbH Méthode et dispositif de traitment de données pour l'exécution fiable des instructions

Also Published As

Publication number Publication date
EP1295200A2 (fr) 2003-03-26
JP2004503860A (ja) 2004-02-05
WO2001097010A2 (fr) 2001-12-20

Similar Documents

Publication Publication Date Title
WO2002052386A3 (fr) Procede et systeme permettant de controler l'integrite d'un logiciel au moyen d'un assistant materiel securise
WO2001097010A3 (fr) Procede et dispositif de traitement de donnees servant a proteger l'execution d'instructions
WO2004051444A3 (fr) Mise en oeuvre d'un mode d'execution securise dans un environnement de pre-amorçage
EE200400053A (et) Meetod ja süsteem andmete töötlemiseks elektroonilises seadmes, elektrooniline seade ja töötlusplokk
JP2005520247A5 (fr)
DE60327968D1 (de) Schutz von Software durch eine digitale Rechteverwaltung (DRM)
MY140184A (en) Switching between secure and non-secure processing modes
NO20023964D0 (no) Styring av et dataprograms tilgang til en ressurs ved bruk av en digital signatur
WO2007118154A3 (fr) Système et procédé pour vérifier l'intégrité d'un code de programme informatique
MY140378A (en) Systems and methods for securing video card output
JPH07200413A (ja) マイクロコンピュータ
WO2009051471A3 (fr) Procédé et système de plate-forme informatique sécurisée sans justificatif d'identité sécurisé
TW200643790A (en) Integrated microcontroller and memory with secure interface between system program and user operating system and application
JPH1091426A5 (fr)
JPH09171488A (ja) 内部メモリへのアクセスを制限するマイクロコントローラ
Das et al. Detecting/preventing information leakage on the memory bus due to malicious hardware
JPH03123919A (ja) コンピュータシステム
JP2007310601A (ja) マイクロコンピュータおよびそのソフトウェア保護方法
US10037287B2 (en) Method for protecting memory against unauthorized access
JP2006227777A (ja) データ処理装置
WO2006036654A3 (fr) Procede et systeme permettant de realiser des codeurs-decodeurs securises
JPH0475137A (ja) データ処理装置
ATE371213T1 (de) Prozessor mit interner speicherkonfiguration und anordnung mit diesem prozessor
CN100442223C (zh) 管线电路
KR200170154Y1 (ko) 플래시 메모리의 제어 장치

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

WWE Wipo information: entry into national phase

Ref document number: 2001936364

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

WWP Wipo information: published in national office

Ref document number: 2001936364

Country of ref document: EP