[go: up one dir, main page]

WO2003030370A3 - Procede de decodage d'un code produit turbo au moyen d'un decodeur de correction d'erreur sans circuit de retour echelonnable et efficace du point de vue materiel - Google Patents

Procede de decodage d'un code produit turbo au moyen d'un decodeur de correction d'erreur sans circuit de retour echelonnable et efficace du point de vue materiel Download PDF

Info

Publication number
WO2003030370A3
WO2003030370A3 PCT/US2002/031812 US0231812W WO03030370A3 WO 2003030370 A3 WO2003030370 A3 WO 2003030370A3 US 0231812 W US0231812 W US 0231812W WO 03030370 A3 WO03030370 A3 WO 03030370A3
Authority
WO
WIPO (PCT)
Prior art keywords
decoding
scalable
error correction
product code
forward error
Prior art date
Application number
PCT/US2002/031812
Other languages
English (en)
Other versions
WO2003030370A2 (fr
Inventor
Anthony M Jones
Paul Wasson
Peter Gentle
Chris Walker
David J Casebolt
Edward R Coulter
Alan R Danielson
Jason A Dearien
Jason G Franklin
Nathan J Hungerford
Original Assignee
Comtech Aha Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Comtech Aha Corp filed Critical Comtech Aha Corp
Priority to AU2002334863A priority Critical patent/AU2002334863A1/en
Publication of WO2003030370A2 publication Critical patent/WO2003030370A2/fr
Publication of WO2003030370A3 publication Critical patent/WO2003030370A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/45—Soft decoding, i.e. using symbol reliability information
    • H03M13/451—Soft decoding, i.e. using symbol reliability information using a set of candidate code words, e.g. ordered statistics decoding [OSD]
    • H03M13/453—Soft decoding, i.e. using symbol reliability information using a set of candidate code words, e.g. ordered statistics decoding [OSD] wherein the candidate code words are obtained by an algebraic decoder, e.g. Chase decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2918—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes with error correction codes in three or more dimensions, e.g. 3-dimensional product code where the bits are arranged in a cube
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H03M13/296—Particular turbo code structure
    • H03M13/2963—Turbo-block codes, i.e. turbo codes based on block codes, e.g. turbo decoding of product codes

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

L'invention concerne un procédé et un appareil permettant de décoder un mot codé comprenant une pluralité de bits, chacun des bits renfermant une valeur logique et le décodeur comprenant: une pluralité de cellules binaires disposées dans un premier réseau, chaque cellule stockant la valeur logique dans un bit correspondant; ainsi qu'un module de commande couplé au premier réseau de cellules binaires et exécutant un décodage de composant sur chaque valeur logique dans la pluralité de cellules binaires, le module de commande soumettant les valeurs logiques à une rotation entre chaque cellule binaire, le long du premier réseau, au moyen d'un schéma de connexion.
PCT/US2002/031812 2001-10-04 2002-10-04 Procede de decodage d'un code produit turbo au moyen d'un decodeur de correction d'erreur sans circuit de retour echelonnable et efficace du point de vue materiel WO2003030370A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002334863A AU2002334863A1 (en) 2001-10-04 2002-10-04 Method of decoding a turbo product code utilizing a scalable and hardware efficient forward error correction decoder

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US32764601P 2001-10-04 2001-10-04
US60/327,646 2001-10-04
US26458302A 2002-10-04 2002-10-04
US10/264,583 2002-10-04

Publications (2)

Publication Number Publication Date
WO2003030370A2 WO2003030370A2 (fr) 2003-04-10
WO2003030370A3 true WO2003030370A3 (fr) 2003-07-31

Family

ID=26950635

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/031812 WO2003030370A2 (fr) 2001-10-04 2002-10-04 Procede de decodage d'un code produit turbo au moyen d'un decodeur de correction d'erreur sans circuit de retour echelonnable et efficace du point de vue materiel

Country Status (2)

Country Link
AU (1) AU2002334863A1 (fr)
WO (1) WO2003030370A2 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9391641B2 (en) * 2013-04-26 2016-07-12 SK Hynix Inc. Syndrome tables for decoding turbo-product codes

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295218A (en) * 1979-06-25 1981-10-13 Regents Of The University Of California Error-correcting coding system
US4763331A (en) * 1985-12-11 1988-08-09 Nippon Telegraph And Telephone Corporation Method for decoding error correcting block codes
US5157671A (en) * 1990-05-29 1992-10-20 Space Systems/Loral, Inc. Semi-systolic architecture for decoding error-correcting codes
US5559506A (en) * 1994-05-04 1996-09-24 Motorola, Inc. Method and apparatus for encoding and decoding a digital radio signal
US5563897A (en) * 1993-11-19 1996-10-08 France Telecom Method for detecting information bits processed by concatenated block codes
US6065147A (en) * 1996-08-28 2000-05-16 France Telecom Process for transmitting information bits with error correction coding, coder and decoder for the implementation of this process
US6460162B1 (en) * 1998-05-04 2002-10-01 Alcatel Product code iterative decoding
US6499128B1 (en) * 1999-02-18 2002-12-24 Cisco Technology, Inc. Iterated soft-decision decoding of block codes
US6526538B1 (en) * 1998-09-28 2003-02-25 Comtech Telecommunications Corp. Turbo product code decoder
US6539367B1 (en) * 2000-05-26 2003-03-25 Agere Systems Inc. Methods and apparatus for decoding of general codes on probability dependency graphs

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295218A (en) * 1979-06-25 1981-10-13 Regents Of The University Of California Error-correcting coding system
US4763331A (en) * 1985-12-11 1988-08-09 Nippon Telegraph And Telephone Corporation Method for decoding error correcting block codes
US5157671A (en) * 1990-05-29 1992-10-20 Space Systems/Loral, Inc. Semi-systolic architecture for decoding error-correcting codes
US5563897A (en) * 1993-11-19 1996-10-08 France Telecom Method for detecting information bits processed by concatenated block codes
US5559506A (en) * 1994-05-04 1996-09-24 Motorola, Inc. Method and apparatus for encoding and decoding a digital radio signal
US6065147A (en) * 1996-08-28 2000-05-16 France Telecom Process for transmitting information bits with error correction coding, coder and decoder for the implementation of this process
US6460162B1 (en) * 1998-05-04 2002-10-01 Alcatel Product code iterative decoding
US6526538B1 (en) * 1998-09-28 2003-02-25 Comtech Telecommunications Corp. Turbo product code decoder
US6499128B1 (en) * 1999-02-18 2002-12-24 Cisco Technology, Inc. Iterated soft-decision decoding of block codes
US6539367B1 (en) * 2000-05-26 2003-03-25 Agere Systems Inc. Methods and apparatus for decoding of general codes on probability dependency graphs

Also Published As

Publication number Publication date
WO2003030370A2 (fr) 2003-04-10
AU2002334863A1 (en) 2003-04-14

Similar Documents

Publication Publication Date Title
HK1041373A1 (zh) Turbo产品代码译码器
TW200711323A (en) Soft decoding method and apparatus, error correction method and apparatus, and soft output method and apparatus
WO2004003750A3 (fr) Code de detection/correction d'erreurs permettant de detecter et de corriger une panne de composant, et de fournir une correction d'erreur de bits unique, suite a une panne de composant
WO2001093428A8 (fr) Systeme de correction aval des erreurs base sur un code de produit
EP1355471A3 (fr) Codage audio "Windows Media" tolérant les erreurs
EP1161018A3 (fr) Décodeur de viterbi multicanal
WO1998016016A3 (fr) Correction d'erreurs a l'aide de blocs
JP2011072009A (ja) 高並列ｍａｐ復号器
WO2003049294A3 (fr) Decodeur pour codes de bloc lineaires avec effacement et correction d'erreur simple
WO2000027037A3 (fr) Decodage iteratif efficace
WO2008124966A8 (fr) Appareil de radiocommunication et procédé de commande de transmission de version de redondance
AU2001236258A1 (en) Methods and apparatus for turbo space-time trellis coding
CA2206688A1 (fr) Systeme de transmission numerique pour le codage et le decodage de donnees d'attribut en symboles de controle d'erreurs des donnees principales
WO2001059935A3 (fr) Systeme et procede utilisant un decodeur modulaire pour decoder des codes turbo et de type turbo dans un reseau de communication
CA2056884A1 (fr) Methode et appareil de codage a concatenation a correction des erreurs et a detection des effacements
WO2004001976A3 (fr) Procede de correction d'erreurs sans circuit de retour
WO2003085841A3 (fr) Appareil de decodage iteratif de correction d'erreurs sans voie de retour a decision ferme
CN102355331B (zh) 一种通用多模式译码装置
TWI266487B (en) Method and apparatus for decoding error correction code
EP1100207A3 (fr) Système et procédé pour assurer le codage de correction d'erreur avec une redondance sélectivement variable
WO2003030370A3 (fr) Procede de decodage d'un code produit turbo au moyen d'un decodeur de correction d'erreur sans circuit de retour echelonnable et efficace du point de vue materiel
EP1137006A3 (fr) Enregistrement et/ou reproduction de données
JPH0481054A (ja) データ伝送方式
CA2325431A1 (fr) Methode et appareil de protection contre les erreurs de voie pour un flux binaire en code source
WO2003090363A8 (fr) Schema de diversite destine au codage de controle d'erreur dans un systeme a donnees a priorite

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG UZ VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP