[go: up one dir, main page]

WO2009031377A1 - 二重自己整合プロセスによる多重チャネル自己整合トランジスタ及びその製造方法 - Google Patents

二重自己整合プロセスによる多重チャネル自己整合トランジスタ及びその製造方法 Download PDF

Info

Publication number
WO2009031377A1
WO2009031377A1 PCT/JP2008/063887 JP2008063887W WO2009031377A1 WO 2009031377 A1 WO2009031377 A1 WO 2009031377A1 JP 2008063887 W JP2008063887 W JP 2008063887W WO 2009031377 A1 WO2009031377 A1 WO 2009031377A1
Authority
WO
WIPO (PCT)
Prior art keywords
alignment
self
comb
transistor fabricated
manufacturing
Prior art date
Application number
PCT/JP2008/063887
Other languages
English (en)
French (fr)
Inventor
Hiroyuki Okada
Shigeki Naka
Original Assignee
National University Corporation University Of Toyama
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National University Corporation University Of Toyama filed Critical National University Corporation University Of Toyama
Priority to JP2009531164A priority Critical patent/JP5403614B2/ja
Publication of WO2009031377A1 publication Critical patent/WO2009031377A1/ja

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/6737—Thin-film transistors [TFT] characterised by the electrodes characterised by the electrode materials
    • H10D30/6739—Conductor-insulator-semiconductor electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/484—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/491—Vertical transistors, e.g. vertical carbon nanotube field effect transistors [CNT-FETs]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
    • H10K19/10—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00 comprising field-effect transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/20—Changing the shape of the active layer in the devices, e.g. patterning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/10—Organic polymers or oligomers
    • H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/10—Organic polymers or oligomers
    • H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
    • H10K85/113—Heteroaromatic compounds comprising sulfur or selene, e.g. polythiophene
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/10—Organic polymers or oligomers
    • H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
    • H10K85/114—Poly-phenylenevinylene; Derivatives thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/60—Organic compounds having low molecular weight
    • H10K85/649—Aromatic compounds comprising a hetero atom
    • H10K85/652—Cyanine dyes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/60—Organic compounds having low molecular weight
    • H10K85/649—Aromatic compounds comprising a hetero atom
    • H10K85/655—Aromatic compounds comprising a hetero atom comprising only sulfur as heteroatom

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Nanotechnology (AREA)
  • Thin Film Transistor (AREA)

Abstract

　二度の背面露光を用いることで、ゲート、ドレイン及びソース電極の位置を順次決定し、櫛形ゲート電極を用いた縦形構造でマルチ・短チャネル化を図ることができる二重自己整合プロセスによる多重チャネル自己整合トランジスタとその製造方法を提供する。 　二重自己整合プロセスによる多重チャネル自己整合トランジスタにおいて、基板（１０）上に櫛形に加工された不透明ゲート電極（１１）と、その上に積層された絶縁膜（２１）と、前記櫛形に加工された不透明ゲート電極（１１）との間に、前記基板（１０）側からの１回目の背面露光によって形成される透明ドレイン電極（１２）と、その上に積層される絶縁膜（２１ａ）と前記櫛形に加工された不透明ゲート電極（１１）の上方に前記基板（１０）側からの２回目の背面露光によって形成される透明ソース電極（１３）と、その上に積層される半導体（３１）を有する。
PCT/JP2008/063887 2007-09-03 2008-08-01 二重自己整合プロセスによる多重チャネル自己整合トランジスタ及びその製造方法 WO2009031377A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009531164A JP5403614B2 (ja) 2007-09-03 2008-08-01 二重自己整合プロセスによる多重チャネル自己整合トランジスタ及びその製造方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-228080 2007-09-03
JP2007228080 2007-09-03

Publications (1)

Publication Number Publication Date
WO2009031377A1 true WO2009031377A1 (ja) 2009-03-12

Family

ID=40428701

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/063887 WO2009031377A1 (ja) 2007-09-03 2008-08-01 二重自己整合プロセスによる多重チャネル自己整合トランジスタ及びその製造方法

Country Status (2)

Country Link
JP (1) JP5403614B2 (ja)
WO (1) WO2009031377A1 (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013062533A (ja) * 2009-11-27 2013-04-04 Semiconductor Energy Lab Co Ltd 非線形素子
US8916869B2 (en) 2009-11-06 2014-12-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including an oxide semiconductor layer
US9425226B2 (en) 2014-03-13 2016-08-23 Semiconductor Energy Laboratory Co., Ltd. Imaging device
US9905598B2 (en) 2014-04-23 2018-02-27 Semiconductor Energy Laboratory Co., Ltd. Imaging device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01152763A (ja) * 1987-09-09 1989-06-15 Natl Res Dev Corp 半導体装置の製造方法
JP2004349292A (ja) * 2003-05-20 2004-12-09 Sony Corp 電界効果型トランジスタ及びその製造方法
JP2005019446A (ja) * 2003-06-23 2005-01-20 Sharp Corp 電界効果トランジスタおよびその製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01152763A (ja) * 1987-09-09 1989-06-15 Natl Res Dev Corp 半導体装置の製造方法
JP2004349292A (ja) * 2003-05-20 2004-12-09 Sony Corp 電界効果型トランジスタ及びその製造方法
JP2005019446A (ja) * 2003-06-23 2005-01-20 Sharp Corp 電界効果トランジスタおよびその製造方法

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8916869B2 (en) 2009-11-06 2014-12-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including an oxide semiconductor layer
US9331112B2 (en) 2009-11-06 2016-05-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including an oxide semiconductor layer
US9773814B2 (en) 2009-11-06 2017-09-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2013062533A (ja) * 2009-11-27 2013-04-04 Semiconductor Energy Lab Co Ltd 非線形素子
US9425226B2 (en) 2014-03-13 2016-08-23 Semiconductor Energy Laboratory Co., Ltd. Imaging device
US9711549B2 (en) 2014-03-13 2017-07-18 Semiconductor Energy Laboratory Co., Ltd. Imaging device
US9905598B2 (en) 2014-04-23 2018-02-27 Semiconductor Energy Laboratory Co., Ltd. Imaging device

Also Published As

Publication number Publication date
JPWO2009031377A1 (ja) 2010-12-09
JP5403614B2 (ja) 2014-01-29

Similar Documents

Publication Publication Date Title
TW200500702A (en) Thin film transistor array panel and manufacturing method thereof
GB201215236D0 (en) Transistor with self-aligned gate structure on tranparent substrate
EP1873838A4 (en) SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
TW200703665A (en) Thin film transistor plate and method of fabricating the same
TW200703735A (en) Organic thin film transistor array panel and method of manufacturing the same
EP1648030A3 (en) Organic thin film transistor array
TW200727492A (en) Organic thin film transistor array panel
WO2008099528A1 (ja) 表示装置、表示装置の製造方法
EP2750197A3 (en) Thin film transistor, thin film transistor array panel including the same and manufacturing method thereof
TW200715562A (en) Thin film transistor substrate and fabrication thereof
TW200734780A (en) Display device and manufacturing method therefor
TW200725765A (en) Semiconductor device and manufacturing method of the same
EP1968105A3 (en) Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same
FR2872344B1 (fr) Substrat de reseau de transistors a couches minces et procede de fabrication de celui-ci
TW200725911A (en) Fabricating method for thin film transistor array substrate and thin film transistor array substrate using the same
FR2854732B1 (fr) Substrat de matrice de transistor a couche mince et procede de fabrication de celui-ci
WO2003058723A1 (fr) Transistor a film mince organique et son procede de fabrication
WO2008126490A1 (ja) 半導体装置およびその製造方法
TW200802884A (en) Thin film transistor, method for fabricating the same and display device
FR2880475B1 (fr) Substrat de matrice de transistors en couche mince et son procede de fabrication
TW200711145A (en) Organic thin film transistor array panel and method for manufacturing the same
TW200729508A (en) Thin-film transistor panel and method for manufacturing the same
TW200727487A (en) Structure of thin film transistor array and method for making the same
TW200608576A (en) Method for fabricating organic thin film transistor and method for fabricating liquid crystal display device using the same
TW200715563A (en) Semiconductor device and method for manufacturing the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08792100

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2009531164

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08792100

Country of ref document: EP

Kind code of ref document: A1