[go: up one dir, main page]

WO2018176190A1 - Amplificateur de puissance numérique - Google Patents

Amplificateur de puissance numérique Download PDF

Info

Publication number
WO2018176190A1
WO2018176190A1 PCT/CN2017/078267 CN2017078267W WO2018176190A1 WO 2018176190 A1 WO2018176190 A1 WO 2018176190A1 CN 2017078267 W CN2017078267 W CN 2017078267W WO 2018176190 A1 WO2018176190 A1 WO 2018176190A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
pwm
pwm signal
output
dsm
Prior art date
Application number
PCT/CN2017/078267
Other languages
English (en)
Chinese (zh)
Inventor
黄伟
孙益军
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Priority to PCT/CN2017/078267 priority Critical patent/WO2018176190A1/fr
Priority to CN201780089038.2A priority patent/CN110463034B/zh
Publication of WO2018176190A1 publication Critical patent/WO2018176190A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion

Definitions

  • the present application relates to the field of power amplifiers, and in particular to a digital power amplifier (English: Digital Power Amplifier, DPA for short).
  • a digital power amplifier English: Digital Power Amplifier, DPA for short.
  • DPA adopts a architecture of differential cumulative modulation (English: Delta-Sigma Modulation, DSM) + Pulse Wide Modulation (English: Pulse Width Modulation, referred to as PWM).
  • DSM Delta-Sigma Modulation
  • PWM Pulse Width Modulation
  • the embodiment of the present application provides a digital power amplifier.
  • the present application provides a digital power amplifier including:
  • a first DSM a second DSM, a first PWM, a second PWM, a low pass filter, a digital upconverter, a comb filter, and a power amplifier;
  • the first PWM is coupled to the first DSM for modulating the first DSM signal of the first DSM input and outputting the first PWM signal to the low pass filter;
  • the second PWM is coupled to the second DSM, for modulating the second DSM signal of the second DSM input, and outputting the second PWM signal to the low pass filter, the phase difference between the first DSM signal and the second DSM signal is 90°;
  • the low pass filter is coupled to the first PWM and the second PWM, respectively, for performing low pass filtering on the first PWM signal and the second PWM signal, and outputting the low pass filtered first PWM signal to the digital up converter and Low pass filtered second PWM signal;
  • the digital up-converter is coupled to the low-pass filter for modulating the low-pass filtered first PWM signal and the low-pass filtered second PWM signal, and outputting a third PWM signal of a predetermined RF frequency to the comb filter;
  • the comb filter is coupled to the digital upconverter for suppressing the PWM harmonic of the third PWM signal, and outputting the third PWM signal after the harmonic suppression to the power amplifier;
  • the power amplifier is coupled to the comb filter for power amplification of the third PWM signal after harmonic suppression Reason.
  • the low-pass filter is used to low-pass filter the first PWM signal and the second PWM signal to reduce the far-end noise of the first PWM signal and the second PWM signal.
  • the aliasing of the aliasing into the band during digital up-conversion is reduced, and the in-band signal-to-noise ratio of the output signal is ultimately improved.
  • the comb filter is used to suppress the PWM harmonic generated during the modulation process, thereby reducing the influence of the PWM harmonic on the output signal, thereby reducing the output.
  • the spurs in the signal improve the signal quality of the output signal.
  • the low pass filter includes a first low pass filtering unit and a second low pass filtering unit, and the first low pass filtering unit and the second low pass filtering unit are first order low pass filtering units;
  • the first low pass filtering unit is coupled to the first PWM, and is configured to add a first PWM signal of the current sampling point and a first PWM signal delayed by one sampling point, and output a low pass filtered first PWM signal;
  • the second low pass filtering unit is coupled to the second PWM, and is configured to add the second PWM signal of the current sampling point and the second PWM signal delayed by one sampling point, and output the low-pass filtered second PWM signal.
  • the first PWM signal and the second PWM signal are all three-state signals, and the three-state signal includes three states of -1, 0, and 1;
  • the low-pass filtered first PWM signal and the low-pass filtered second PWM signal are all five-state signals, and the five-state signal includes five states of -2, -1, 0, 1, and 2.
  • the PWM signal When the PWM signal is filtered by a simple first-order low-pass filter unit, only simple delay and addition of the PWM signal are required, and the complexity of the filtering process is low, thereby reducing the manufacturing cost and overall power consumption of the DPA. At the same time, due to the low state (amplitude) of the PWM signal output after the low-pass filtering process, the complexity of subsequent signal processing is reduced, and the overall power consumption of the DPA is further reduced while ensuring DPA performance.
  • the digital up converter includes a digital local oscillator, a first multiplier, a second multiplier, and an adder;
  • the frequency of the digital local oscillator is fs/4, and the digital local oscillator is used to output the in-phase local oscillator signal and the quadrature local oscillator signal.
  • the in-phase local oscillator signal and the quadrature local oscillator signal are all three-state signals, and the in-phase local oscillator signal and The phase difference of the orthogonal local oscillator signal is 90°, fs is the sampling frequency, and the three-state signal includes three states of -1, 0, and 1;
  • the first multiplier is coupled to the low pass filter and the digital local oscillator, respectively, for modulating the low pass filtered first PWM signal to a predetermined radio frequency according to the in-phase local oscillator signal;
  • the second multiplier is coupled to the low pass filter and the digital local oscillator, respectively, for modulating the low pass filtered second PWM signal to a predetermined radio frequency according to the orthogonal local oscillator signal;
  • the adder is coupled to the first multiplier and the second multiplier, respectively, for adding the signals output by the first multiplier and the second multiplier, and outputting the third PWM signal.
  • the low-pass filtered first PWM signal and the low-pass filtered second PWM signal are all five-state signals
  • the third PWM signal output by the digital up-converter is a five-state signal, five states.
  • the signal includes five states of -2, -1, 0, 1, and 2.
  • the frequency of the digital local oscillator in the digital up-converter By setting the frequency of the digital local oscillator in the digital up-converter to fs/4, it is ensured that the in-phase local oscillator signal and the quadrature local oscillator signal of the digital local oscillator output are three-state signals, and then the in-phase local oscillator signal is utilized.
  • the quadrature local oscillator signal modulates the PWM signal, the number of states of the modulated PWM signal is small, which is advantageous for subsequent signal processing.
  • the impulse response function of the comb filter satisfies:
  • N is the output bit width of the first DSM and the second DSM
  • M is the modulation period of the first PWM and the second PWM
  • the comb filter includes one cascaded delay unit and one adder, and each delay unit is configured to output a third PWM signal delayed by four sampling points;
  • the first adder is configured to add the third PWM signal of the current sampling point to the third PWM signal output by the first delay unit;
  • the i-th adder is configured to add the signal output by the i-1th adder to the third PWM signal output by the i-th delay unit, 2 ⁇ i ⁇ l.
  • the third PWM signal output by the digital up-converter is a five-state signal
  • the third PWM signal after harmonic suppression is an M+1 state signal
  • the comb filter When the comb filter is used to comb filter the third PWM signal, the comb filter can suppress the PWM harmonics and reduce the DPA because the suppression of the comb filter is aligned with the PWM harmonic position.
  • the power mapping unit is coupled to the comb filter for splitting the third PWM signal after the harmonic suppression into an L-channel three-state signal;
  • the power mapping unit is respectively coupled to the L power output units for mapping the L-way three-state signal to the L power output units, and each of the power output units is configured to perform power amplification processing on the three-state signal input by the power mapping unit;
  • the combiner is coupled to the L power output units for combining signals output by the L power output units.
  • each power output unit is a switched capacitor power amplifier (English: Switched Capacitor Power Amplifier, SCPA for short), and each SCPA is used to output a three-state signal;
  • SCPA Switched Capacitor Power Amplifier
  • the n power output units of the L power output units are used to output the signal of the +1 state, and the L-n power output units are used for outputting the signal of the 0 state;
  • the n power output units of the L power output units are used to output the signal of the -1 state, and the L-n power output units are used to output the signal of the 0 state.
  • Multi-value (L+1 amplitude) signals are split into multiple three-state signals by a power mapping unit in the power amplifier, and are mapped to a plurality of power output units, respectively, which are respectively received by respective power output units.
  • the signal is amplified by power, and finally the RF high-power signal output is realized; since each power amplifying unit operates in a switching state, the power amplifier is simple in implementation and high in efficiency.
  • the present application provides a chip system for implementing the digital power amplifier of the first aspect or any of the possible designs of the first aspect.
  • the chip system can be composed of chips, and can also include chips and other discrete devices.
  • the chip may be an Application-Specific Integrated Circuit (ASIC) or other form of chip.
  • the chip system may further include a processor for supporting the digital power amplifier to implement the functions involved in the foregoing aspects, for example, obtaining signals and/or parameters involved in the foregoing aspects, and performing the numbers in the foregoing aspects. Power amplification process.
  • the chip system further includes storage
  • the memory is used to store necessary program instructions and data for the digital power amplifier.
  • FIG. 1 is an architectural diagram of a DPA provided by the related art
  • FIG. 2 is a simulation performance diagram of the DPA shown in FIG. 1 in an operating state
  • FIG. 3 is a structural diagram of a DPA provided by an embodiment of the present application.
  • FIG. 4 is a schematic structural view of a low pass filter in the DPA shown in FIG. 3;
  • Figure 5 is a schematic diagram of the digital upconverter, the in-phase local oscillator signal, and the quadrature local oscillator signal in the DPA shown in Figure 3;
  • FIG. 6 is a schematic structural view of a comb filter in the DPA shown in FIG. 3;
  • FIG. 7 is a schematic structural view of a power amplifier in the DPA shown in FIG. 3;
  • FIG. 8 is a structural diagram of a DPA provided by another embodiment of the present application.
  • 9 and 10 are simulation performance diagrams of DPA provided by an embodiment of the present application.
  • FIG. 1 shows an architectural diagram of a DPA provided by the related art.
  • the DPA employs a "DSM+PWM" architecture including a first DSM 111, a second DSM 112, a first PWM 121, a second PWM 122, a digital upconverter 130, and a power amplifier 140.
  • the first DSM 111 is configured to receive the in-phase (Inphase: I) signal obtained by upsampling
  • the second DSM 112 is configured to receive the orthogonal (English: Quadrature, Q:) signal obtained by upsampling.
  • the phase difference between the I signal and the Q signal is 90°.
  • the first DSM signal is input to the coupled first PWM 121; after the second DSM 112 modulates the Q signal, the second DSM signal is input to the coupled second PWM 122.
  • the first PWM 121 and the second PWM 122 respectively modulate the received first DSM signal and the second DSM signal to obtain a first PWM signal and a second PWM signal, and input the first PWM signal and the second PWM signal into the digital Upconverter 130.
  • the digital up-converter 130 After receiving the first PWM signal and the second PWM signal, the digital up-converter 130 respectively modulates the first PWM signal and the second PWM signal to a predetermined RF frequency and passes through an internal multiplexer (English: Multiplexer, referred to as: MUX) multiplexes the modulated first PWM signal and the second PWM signal to obtain a PWM signal of a predetermined RF frequency, and performs power amplification by the coupled power amplifier 140.
  • MUX Multiplexer
  • the final output signal of the DPA will be affected by the PWM harmonics, resulting in higher spurs in the spectrum.
  • the spur closest to the main signal located at 2 ⁇ 10 9 Hz
  • the spur has a small difference (about 3 dB) from the amplitude of the main signal.
  • the output of the DPA needs to be set with a filter with strong suppression capability to filter the spurs.
  • adding a filter with stronger suppression capability will not only increase the overall manufacturing cost of DPA, reduce the integration of DPA, but also increase the overall power consumption of DPA.
  • the signal frequency shifting and the real part processing are performed, and when the real part processing is performed, the positive and negative half frequency signals will be aliased. And negative half-frequency noise Far greater than the positive half frequency, resulting in higher aliasing into the band, resulting in lower in-band signal-to-noise of the output signal.
  • the low-pass filter is applied to the first PWM signal and the second PWM signal by using the low-pass filter by adding a low-pass filter before the digital up-converter.
  • the filter is used to suppress the PWM harmonic generated during the modulation process, thereby reducing the influence of the PWM harmonic on the output signal, thereby reducing the spurs in the output signal and improving the output signal. Signal quality.
  • the following description is made using the illustrative embodiments.
  • FIG. 3 shows an architectural diagram of a DPA provided by an embodiment of the present application.
  • the DPA includes a first DSM 311, a second DSM 312, a first PWM 321, a second PWM 322, a low pass filter 330, a digital upconverter 340, a comb filter 350, and a power amplifier 360.
  • the first DSM 311 and the second DSM 312 are the first-stage DSM
  • the first DSM 311 and the second DSM when the DPA shown in FIG. 3 is used in a multi-stage cascade architecture, and the first DSM 311 and the second DSM 312 are the first-stage DSM, the first DSM 311 and the second DSM.
  • the input of 312 is the upsampled I signal and the Q signal (the phase difference between the I signal and the Q signal is 90°).
  • the first DSM 311 modulates the upsampled I signal and outputs the first DSM signal.
  • the second DSM 312 modulates the upsampled Q signal and outputs a second DSM signal; when the DPA shown in FIG.
  • the first DSM 311 and the second DSM 312 are the i-th level At the time of DSM (i ⁇ 2), the inputs of the first DSM 311 and the second DSM 312 are the error signals output by the i-1th stage DSM.
  • the first DSM 311 and the second DSM 312 are used as the first-stage DSM as an example for illustration, and the present application is not limited thereto.
  • the first DSM 311 and the second DSM 312 perform oversampling, noise shaping, and decimation filtering on the I and Q signals.
  • the first DSM signal and the second DSM signal are input to the coupled first PWM 321 and second PWM 322, respectively.
  • the first PWM 321 receives a high bit low sampling rate in order to improve the efficiency of subsequent signal processing.
  • the first DSM signal is modulated to output a first PWM signal having a low bit high sampling rate.
  • the second PWM 322 modulates the second DSM signal of the high bit low sampling rate and outputs the second PWM signal of the low bit high sampling rate.
  • the DPA is further passed through the low-pass filter 330 for the first PWM signal for the high-sampling rate three-state signal output by the first PWM 321 and the second PWM 322, respectively. Performing low-pass filtering processing with the second PWM signal.
  • the low pass filter 330 includes a first low pass filtering unit 331 and a second low pass filtering unit 332, and the first low pass filtering unit 331 is coupled to the first PWM 321 , and the second low pass filtering unit 332 and the second PWM 322 coupled.
  • the first low pass filtering unit 331 is configured to use the first PWM The signal is low pass filtered
  • the second low pass filtering unit 332 is configured to low pass filter the second PWM signal.
  • the first low pass filtering unit 331 and the second low pass filtering unit 332 are both first order low pass filtering units, and each includes a delay unit and an adder. As shown in FIG. 4, taking the first low-pass filtering unit 331 as an example, the first low-pass filtering unit 331 includes a delay unit 331a for outputting a signal delayed by one sampling point, and an adder 331b. The adder 331b is used to add two signals.
  • the first low pass filtering unit 331 shown in FIG. 4 performs low pass filtering on the first PWM signal, that is, adds the first PWM signal of the current sampling point and the first PWM signal delayed by one sampling point.
  • the structure of the second low pass filtering unit 332 is similar to that of the first low pass filtering unit 331 for adding the second PWM signal of the current sampling point to the second PWM signal delayed by one sampling point.
  • the low pass filter 330 adds the PWM signal of the current sampling point to the PWM signal delayed by one sampling point, when the first PWM signal and the second PWM signal are both three-state signals, the low pass is passed.
  • the filtered first PWM signal and the second PWM signal are five-state signals, and the five-state signal includes five states of -2, -1, 0, 1, and 2.
  • the low pass filtered PWM signal is further input to a digital upconverter 340 which is modulated by a digital upconverter 340 onto a carrier of a predetermined RF frequency.
  • the digital up-converter 340 includes a digital local oscillator 341, a first multiplier 342, a second multiplier 343, and an adder 344.
  • the digital local oscillator 341 is used to output the in-phase local oscillator signal (LO_I) and the quadrature local oscillator signal (LO_Q), wherein the phase difference between the in-phase local oscillator signal and the quadrature local oscillator signal is 90°.
  • the frequency of the digital local oscillator 341 is set to fs/4, at which the frequency of the in-phase local oscillator signal and the quadrature local oscillator signal output by the digital local oscillator 341 are both Fs/4 (same as the predetermined RF frequency), and the in-phase local oscillator signal and the quadrature local oscillator signal are all three-state signals.
  • the amplitude of the in-phase local oscillator signal output by the digital local oscillator 341 is 0 ⁇ 1 ⁇ 0 ⁇ -1 ⁇ 0 cycles, and the amplitude of the output quadrature local oscillator signal is 1 ⁇ 0. ⁇ -1 ⁇ 0 ⁇ 1 cycle.
  • the first multiplier 342 is coupled to the low pass filter and the digital local oscillator 341, respectively.
  • the first multiplier 342 multiplies the two signals, thereby modulating the low-pass filtered first PWM signal to a predetermined condition by using the in-phase local oscillator signal RF frequency (ie fs/4).
  • the second multiplier 343 is coupled to the low pass filter and the digital local oscillator 341, respectively.
  • the second multiplier 343 multiplies the two signals to modulate the low-pass filtered second PWM signal by using the orthogonal local oscillator signal To the predetermined RF frequency.
  • the state of the PWM signal remains unchanged, that is, the output signal is still Five-state signal.
  • the adder 344 is coupled to the first multiplier 342 and the second multiplier 343, respectively. For the signals output by the first multiplier 342 and the second multiplier 343, the adder 344 adds the two and outputs a third PWM signal. Alternatively, the adder 344 can be replaced with a multiplexer.
  • the in-phase local oscillator signal and the quadrature local oscillator signal are all three-state signals, and at the same time, the amplitude of one of the in-phase local oscillator signal and the quadrature local oscillator signal must be 0, therefore, the first multiplier 342 After the five-state signal outputted by the second multiplier 343 is added via the adder 343, the output third PWM signal is still a five-state signal.
  • the digital up-converter 340 is further provided with a comb filter 350.
  • the suppression band of the comb filter 350 is aligned with the PWM harmonic position, thereby suppressing the PWM harmonics.
  • FIR Finite Impulse Response
  • the delay unit 351 is configured to output a third PWM signal delayed by four sampling points, and the adder 352 is configured to perform an addition operation on the two input signals.
  • the impulse response function of the comb filter 350 shown in FIG. 6 satisfies:
  • the first delay unit 351 After the comb filter 350 shown in FIG. 6 receives the third PWM signal outputted by the digital up-converter 340, the first delay unit 351 outputs a third PWM signal delayed by four sampling points, and is added by the first adder 352. Adding the third PWM signal of the current sampling point and the third PWM signal delayed by four sampling points, since the third PWM signal is a five-state signal (five states of -2 to 2), the first adder The signal output by 352 is a nine-state signal (a total of nine states of -4 to 4); further, the second delay unit 351 outputs a third PWM signal delayed by four sampling points, and is paired by the second adder 352.
  • the signal output from one adder is added to the third PWM signal output from the second delay unit, and a thirteen state signal (a total of 13 states of -6 to 6) is output.
  • the lth adder 352 adds the signal outputted by the l-1th adder to the third PWM signal outputted by the lth delay unit, and finally outputs an M+1 state signal (-M/2 to M). /2 total M+1 states).
  • the comb filter 350 When the third PWM signal is filtered by the comb filter 350, since the suppression of the comb filter 350 is aligned with the position of the PWM harmonic, the PWM harmonic of the third PWM signal after comb filtering is performed. Can be suppressed. Moreover, the comb filter 350 has a simple structure, and only needs to delay and add the third PWM signal, and the implementation complexity is low. Meanwhile, since the number of states (amplitude) of the signal output after comb filtering is small, Therefore, the complexity of subsequent signal processing is low.
  • the signal output from the comb filter 350 is further power amplified by the power amplifier 360.
  • the power amplifier 360 includes a power mapping unit 361, L power output units 362, and a combiner 363, wherein the number of power output units 362 and the comb filter
  • One end of the power mapping unit 361 is coupled to the comb filter 350, and the other end is coupled to the L power output units 362, respectively.
  • the power mapping unit 361 receives the multi-amplitude signal outputted by the comb filter 350 (ie, the comb-filtered third PWM signal)
  • the multi-amplitude signal is split into L-channel three-state signals, and the L-channel three-state signals are mapped to L power output units 362.
  • the power mapping unit 361 includes a fetch unit and a framing unit. For the received multi-value signal, the power mapping unit 361 extracts the sign (+ or -) of the multi-value signal by taking the symbol unit, and extracts the amplitude of the multi-value signal by taking the amplitude unit, thereby extracting the The sign and amplitude determine the sign and magnitude of each three-state signal.
  • the power mapping unit 361 when the comb-filtered third PWM signal received by the power mapping unit 361 is +n (ie, the multi-value signal is +n), the power mapping unit 361 extracts the symbol to "+" and the amplitude. Is n, thereby determining the L-way three-state letter In the number, the n-way three-state signal is +1, and the Ln-way three-state signal is 0; similarly, when the comb-filtered third PWM signal received by the power mapping unit 361 is -n, the power mapping unit 361 extracts When the sign is "-" and the amplitude is n, thereby determining the L-way three-state signal, the n-way three-state signal is -1, and the Ln-way three-state signal is 0.
  • the L power output units after receiving the respective three-state signals, perform power amplification on the three-state signal, and combine and output the L-channel amplified three-state signals through the coupled combiner 363.
  • each power output unit 362 is an SCPA that operates in a switch state for outputting a three-state signal (-1, 0, 1).
  • n power output units of the L power output units are used to output a signal of +1 state (via power amplification), and Ln power output units are used for outputting 0
  • the combiner 363 combines the signals output by the L power output units 362, and feeds the combined signals to the antenna, thereby radiating a high-power signal of a predetermined RF frequency by the antenna.
  • the structure of the DPA is as shown in Figure 8.
  • the first PWM 821 and the second PWM 822 modulate the high bit low sampling rate DSM signal, and output a low bit high sampling rate first PWM signal and a second PWM signal, wherein the first PWM signal and The second PWM signal is a three-state signal.
  • the first PWM signal and the second PWM signal are input to the low pass filter 830, they are respectively filtered by a first-order low-pass filtering unit (combination of Z -1 and adder) to output two five-state signals. Further, after receiving the input two-way five-state signal input, the digital up-converter 840 modulates the two five-state signals to a predetermined radio frequency, and outputs a five-state signal of a predetermined radio frequency.
  • the comb filter 850 receives a five-state signal of a predetermined radio frequency, and comb-filters the five-state signal through three internal delay units (Z -4 ) and three adders, and finally outputs the power to the power amplifier 860.
  • the power amplifier 860 includes a power mapping unit 861, eight power amplifying units 862, and a combiner 863. After receiving the input signal, the power mapping unit 861 extracts the symbol and amplitude of the corresponding signal of each sampling point, generates a set of 8 signals (each signal is a three-state signal), and maps 8 signals to 8 signals.
  • the power amplifying unit 862 respectively performs power amplification on the signals received by the eight power amplifying units 862, and finally combines the signals amplified by the eight channels by the combiner 863, schematically, when the power amplifying unit 862 When both are SCPA, the relationship between the input signal and the output signal is shown in Table 1.
  • the DPA output RF high-power signal provided by the embodiment of the present application
  • the far-end noise of the input signal is reduced; correspondingly, the digital up-converter inputs the signal.
  • RF modulation is performed, less noise is mixed into the band, which improves the in-band signal-to-noise ratio of the digital inverter output RF signal.
  • the noise of the final output signal of DPA is significantly reduced.
  • the comb-shaped filter is used to perform PWM harmonic suppression on the signal output by the digital up-converter, thereby further improving the quality of the DPA output signal.
  • the spur of the RF high-power signal output by DPA is significantly reduced in the spectrum, and the main signal (at 2 ⁇ 10 9 Hz) and the nearest spur (Located at 2.5 ⁇ 10 9 Hz), the difference is large, and the subsequent high-power RF high-power signal can be obtained without setting a filter (or setting a weaker filter), thereby reducing the manufacturing cost and overall power consumption of the DPA. .
  • the digital power amplifier described in the embodiment of the present application or a component thereof may be a circuit.
  • This circuit can be implemented by a chip system.
  • the chip system may include: a central processing unit (English: Central Processing, referred to as: UnitCPU), a general-purpose processor, a digital signal processor (English: Digital Signal Processing, referred to as: DSP), an application specific integrated circuit (ASIC), on-site A gate-programmable gate array (English: Field-Programmable Gate Array, FPGA for short) or other programmable logic device, transistor logic device, discrete device, hardware component, or any combination of the above. It is possible to implement or carry out the various illustrative logical blocks, modules and circuits described in connection with the present disclosure.
  • the digital power amplifier can also be a combination of computing functions, such as one or more microprocessor combinations, a combination of a DSP and a microprocessor, and the like.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

La présente invention se rapporte au domaine des amplificateurs de puissance. L'invention concerne un amplificateur de puissance numérique. L'amplificateur de puissance numérique comprend un premier DSM, un deuxième DSM, un premier PWM, un deuxième PWM, un filtre passe-bas, un convertisseur élévateur numérique, un filtre en peigne et un amplificateur de puissance. Le premier PWM est connecté au premier DSM et il est utilisé pour moduler un premier signal DSM appliqué en entrée par le premier DSM et délivrer en sortie un premier signal PWM. Le deuxième PWM est connecté au deuxième DSM et il est utilisé pour moduler un deuxième signal DSM appliqué en entrée par le deuxième DSM et délivrer en sortie un deuxième signal PWM. Le filtre passe-bas est connecté séparément au premier PWM et au deuxième PWM. Le convertisseur élévateur numérique est connecté au filtre passe-bas et il est utilisé pour moduler le premier signal PWM auquel a été appliqué un filtrage passe-bas et le deuxième signal PWM auquel a été appliqué un filtrage passe-bas, et pour délivrer en sortie un troisième signal PWM ayant une radiofréquence prédéfinie. Le filtre en peigne est connecté au convertisseur élévateur numérique et il est utilisé pour supprimer une onde harmonique PWM d'un troisième signal PWM. L'amplificateur de puissance est connecté au filtre en peigne et il est utilisé pour effectuer un traitement d'amplification de puissance sur le troisième signal PWM qui a été soumis à un suppression d'harmoniques.
PCT/CN2017/078267 2017-03-27 2017-03-27 Amplificateur de puissance numérique WO2018176190A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/CN2017/078267 WO2018176190A1 (fr) 2017-03-27 2017-03-27 Amplificateur de puissance numérique
CN201780089038.2A CN110463034B (zh) 2017-03-27 2017-03-27 数字功率放大器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2017/078267 WO2018176190A1 (fr) 2017-03-27 2017-03-27 Amplificateur de puissance numérique

Publications (1)

Publication Number Publication Date
WO2018176190A1 true WO2018176190A1 (fr) 2018-10-04

Family

ID=63673964

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/078267 WO2018176190A1 (fr) 2017-03-27 2017-03-27 Amplificateur de puissance numérique

Country Status (2)

Country Link
CN (1) CN110463034B (fr)
WO (1) WO2018176190A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110677216A (zh) * 2019-09-29 2020-01-10 华南理工大学 面向电子对抗的数字射频前端及射频信号频率检测方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101262240A (zh) * 2008-04-25 2008-09-10 浙江大学 一种易于硬件实现的全数字频率变换的方法及其装置
CN201332385Y (zh) * 2008-12-24 2009-10-21 比亚迪股份有限公司 一种数字音频功率放大器及音频处理设备
CN106160677A (zh) * 2016-06-16 2016-11-23 长沙湘计海盾科技有限公司 一种载波相移脉宽调制型数字功率放大器及功率放大方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1115770C (zh) * 1999-05-08 2003-07-23 阎文革 1比特全数字高效率功率放大器
CN100472946C (zh) * 2005-11-16 2009-03-25 弥亚微电子（上海）有限公司 一种适用于电力线载波通信的数字功率放大器
US7286009B2 (en) * 2005-12-30 2007-10-23 D2Audio Corporation Digital PWM amplifier with simulation-based feedback
KR100727409B1 (ko) * 2006-02-02 2007-06-13 삼성전자주식회사 펄스폭 변조 방법 및 이를 이용한 디지털 파워앰프
JP2009147552A (ja) * 2007-12-12 2009-07-02 Panasonic Corp Ｄ級アンプ
US8831085B2 (en) * 2011-12-15 2014-09-09 Texas Instruments Incorporated Digital time-interleaved RF-PWM transmitter
CN102684701B (zh) * 2012-04-27 2014-07-09 苏州上声电子有限公司 基于编码转换的数字扬声器驱动方法和装置
CN103701465B (zh) * 2013-12-02 2016-09-21 苏州上声电子有限公司 一种基于多比特△—σ调制的数字扬声器系统实现方法和装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101262240A (zh) * 2008-04-25 2008-09-10 浙江大学 一种易于硬件实现的全数字频率变换的方法及其装置
CN201332385Y (zh) * 2008-12-24 2009-10-21 比亚迪股份有限公司 一种数字音频功率放大器及音频处理设备
CN106160677A (zh) * 2016-06-16 2016-11-23 长沙湘计海盾科技有限公司 一种载波相移脉宽调制型数字功率放大器及功率放大方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PENG ET AL.: "Implementation of Digital Audio Power Amplifier Based on PWM and Sigma-Delta Modulation", 15 December 2015 (2015-12-15), ISSN: 1674-4888 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110677216A (zh) * 2019-09-29 2020-01-10 华南理工大学 面向电子对抗的数字射频前端及射频信号频率检测方法
CN110677216B (zh) * 2019-09-29 2022-01-18 华南理工大学 面向电子对抗的数字射频前端及射频信号频率检测方法

Also Published As

Publication number Publication date
CN110463034B (zh) 2021-02-09
CN110463034A (zh) 2019-11-15

Similar Documents

Publication Publication Date Title
US8165549B2 (en) Method for notch filtering a digital signal, and corresponding electronic device
CN103166598B (zh) 数字滤波器及其配置方法、电子设备及无线通信系统
US7932790B2 (en) Switched modulation of a radio-frequency amplifier
CN101378263B (zh) 基于数字中频的多载波数字接收机及多载波数字接收方法
JP4950225B2 (ja) アナログデジタル変換器における複数のアナログ信号の変換
CN100593913C (zh) 基于数字中频技术的多载波发射机及其多载波发射方法
US9813086B2 (en) RF transmitter, integrated circuit device, wireless communication unit and method therefor
EP2515444A1 (fr) Transmetteur RF et procédé associé
US8169272B2 (en) Multi-phase pulse modulation polar transmitter and method of generating a pulse modulated envelope signal carrying modulated RF signal
WO2017143926A1 (fr) Agencement de traitement de signal pour un émetteur
KR20140131288A (ko) 무선 주파수 응용을 위한 혼합 모드 시간 인터리빙 디지털-아날로그 변환기
US9077391B2 (en) Transmitter front-end device for generating output signals on basis of polyphase modulation
WO2018176190A1 (fr) Amplificateur de puissance numérique
US20120002755A1 (en) Multi-level pulse modulated polar transmitter and method of generating multi-level modulated envelope signals carrying modulated rf signal
CN101656550A (zh) 包络限摆电路、信号限摆装置和包络跟踪功放
US10116383B2 (en) Outphasing amplifier
Ghosh et al. Reconfigurable signal processing and DSP hardware generator for 5G transmitters
US20060105723A1 (en) Simple crest factor reduction technique for non-constant envelope signals
CN201114162Y (zh) 一种基于数字中频技术的多载波数字接收机系统
US11870471B2 (en) Digital radio frequency transmitter and wireless communication device including the same
US20160118946A1 (en) Distortion-compensating power amplifier and method for compensating for distortion to amplify power
US10224968B2 (en) Digital up-converter and method therefor
CN107294546B (zh) 一种数字预失真系统中射频链路及其工作方法
US9825654B2 (en) Digital frontend system for a radio transmitter and a method thereof
CN201114160Y (zh) 基于数字中频技术的多载波发射机

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17904186

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17904186

Country of ref document: EP

Kind code of ref document: A1