[go: up one dir, main page]

WO2018120431A1 - Structure de circuit de pixel et panneau d'affichage - Google Patents

Structure de circuit de pixel et panneau d'affichage Download PDF

Info

Publication number
WO2018120431A1
WO2018120431A1 PCT/CN2017/076541 CN2017076541W WO2018120431A1 WO 2018120431 A1 WO2018120431 A1 WO 2018120431A1 CN 2017076541 W CN2017076541 W CN 2017076541W WO 2018120431 A1 WO2018120431 A1 WO 2018120431A1
Authority
WO
WIPO (PCT)
Prior art keywords
conductive layer
coupled
storage capacitor
line
voltage
Prior art date
Application number
PCT/CN2017/076541
Other languages
English (en)
Chinese (zh)
Inventor
陈猷仁
Original Assignee
惠科股份有限公司
重庆惠科金渝光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 惠科股份有限公司, 重庆惠科金渝光电科技有限公司 filed Critical 惠科股份有限公司
Priority to US15/744,839 priority Critical patent/US20190012975A1/en
Publication of WO2018120431A1 publication Critical patent/WO2018120431A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136213—Storage capacitors associated with the pixel electrode
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/123—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display

Definitions

  • the present disclosure relates to the field of display technologies, and more particularly to a pixel circuit structure and a display panel that can improve the coupling effect.
  • a liquid crystal display is mostly a backlight type liquid crystal display, which is composed of a liquid crystal display panel and a backlight module.
  • the liquid crystal display panel is composed of two transparent substrates and a liquid crystal sealed between the substrates.
  • a data signal is generally supplied through a plurality of pixel electrodes according to image information, and light transmittance of a plurality of pixel units is controlled to display a desired image.
  • each of the pixel electrodes is coupled with a data line and a scan line, and the scan line is coupled to the pixel electrode through a TFT (Thin Film Transistor).
  • the TFT is turned on by the scan line, and the data line charges the pixel electrode.
  • the data line generates a plurality of parasitic capacitances during the charging process, and the plurality of parasitic capacitances cause the voltage of the pixel electrodes to be shared (divided) due to the coupling effect (Crosstalk), resulting in insufficient voltage of the pixel electrodes to cause display color abnormality. And as the resolution gets higher and higher, the coupling effect is more pronounced.
  • the technical problem to be solved by the present disclosure is to provide a pixel circuit structure capable of improving the coupling effect.
  • One of the objectives of the present disclosure is to provide a pixel circuit structure, the pixel circuit structure including:
  • An active switch coupled to the data line and the scan line
  • the second storage capacitor is coupled to the first storage capacitor and coupled to the DC voltage.
  • the number of the second storage capacitors is two or more.
  • one end of the first storage capacitor is coupled to the active switch, and the other end of the first storage capacitor is coupled to a common line.
  • one end of the first storage capacitor is coupled to the active switch, and the other end of the first storage capacitor is coupled to one of the scan lines.
  • the first storage capacitor and the second storage capacitor are formed by a first conductive layer, a second conductive layer, and a third conductive layer, and the first conductive layer is coupled to a drain of the active switch;
  • the second conductive layer is coupled to the first voltage line;
  • the third conductive layer and the second voltage line are coupled;
  • the first conductive layer, the second conductive layer, and the third conductive layer are stacked and spaced apart.
  • the first conductive layer, the second conductive layer and the third conductive layer cover each other in a vertical space.
  • the first voltage line comprises a common line.
  • the second voltage line and the common line are overlapped in a first conductive layer coverage area.
  • the first voltage line comprises a previous scan line.
  • At least one of the first conductive layer, the second conductive layer, and the third conductive layer is made of a transparent conductive material.
  • An active switch coupled to the data line and the scan line
  • the first storage capacitor is coupled to the active switch, wherein one end of the first storage capacitor is coupled to the active switch, and the other end of the first storage capacitor is coupled to a common line or the Scan One of the lines;
  • a second storage capacitor coupled to the first storage capacitor and coupled to the DC voltage
  • the first storage capacitor and the second storage capacitor are formed by a first conductive layer, a second conductive layer, and a third conductive layer, and the first conductive layer is coupled to a drain of the active switch;
  • the first conductive layer, the second conductive layer and the third conductive layer are stacked and spaced apart, the first conductive The layer, the second conductive layer and the third conductive layer cover each other in a vertical space.
  • a display panel of the present disclosure includes an array substrate, wherein the array substrate includes a pixel circuit structure, and the pixel circuit structure includes:
  • An active switch coupled to the data line and the scan line
  • the second storage capacitor is coupled to the first storage capacitor and coupled to the DC voltage.
  • the two storage capacitors simultaneously maintain the pixel voltage level of the pixel structure to reduce the influence of parasitic capacitance, thereby improving the influence of the coupling effect, so that the display panel can be normally displayed.
  • FIG. 1 is a schematic structural view of a pixel structure of the present disclosure
  • FIG. 2 is a schematic structural view of a pixel structure of the present disclosure
  • FIG. 3 is a schematic structural view of a pixel structure of the present disclosure.
  • FIG. 4 is a schematic structural view of a pixel structure of the present disclosure.
  • FIG. 5 is a circuit diagram of a pixel structure of the present disclosure.
  • FIG. 6 is a circuit diagram of a pixel structure of the present disclosure.
  • FIG. 7 is a circuit diagram of a pixel structure of the present disclosure.
  • FIG. 8 is a circuit diagram of a pixel structure of the present disclosure.
  • FIG. 9 is a schematic structural diagram of a pixel structure according to an embodiment of the present disclosure.
  • FIG. 10 is a schematic structural diagram of a pixel structure according to an embodiment of the present disclosure.
  • FIG. 11 is a schematic structural diagram of a pixel structure according to an embodiment of the present disclosure.
  • FIG. 12 is a schematic structural diagram of a pixel structure according to an embodiment of the present disclosure.
  • FIG. 13 is a schematic diagram of a pixel circuit structure according to an embodiment of the present disclosure.
  • FIG. 14 is a schematic diagram showing the structure of a pixel circuit according to an embodiment of the present disclosure.
  • FIG. 15 is a schematic diagram of a first conductive layer, a second conductive layer, and a third conductive layer in combination with one embodiment of the present disclosure
  • 16 is a schematic diagram of a first conductive layer, a second conductive layer, and a third conductive layer in combination with one embodiment of the present disclosure
  • Figure 17 is an equivalent circuit diagram of a storage capacitor in accordance with one embodiment of the present disclosure.
  • first and second are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, features defining “first” and “second” may include one or more of the features either explicitly or implicitly.
  • a plurality of means two or more unless otherwise stated.
  • the term “comprises” and its variations are intended to cover a non-exclusive inclusion.
  • connection or integral connection; may be mechanical connection or electrical connection; may be directly connected, or may be indirectly connected through an intermediate medium, and may be internal communication between the two components.
  • the pixel structure is respectively coupled with the current data line Data n and the current scanning line Gate n, the current scanning.
  • the line actively couples the TFT and pixel structure coupling through an active switch (such as, but not limited to, a thin film transistor).
  • the active switching TFT is controlled to be turned on by the current scan line, and the current data line Data n is charged for the pixel structure.
  • the current data line Data n charges the liquid crystal capacitor Clc and the storage capacitor Cst during charging of the pixel structure by the voltage (Vdata) of its charging, and the pixel structure maintains the voltage (Vpixel) of the pixel structure through the storage capacitor Cst to make the display
  • the panel can be displayed normally.
  • the voltage of the current data line Data n for charging the pixel structure will constantly change, so that the voltage of the pixel structure also changes, due to the charging voltage and the pixel of the current data line.
  • the capacitance between the dotted lines is a plurality of parasitic capacitances, and multiple parasitic charges.
  • the capacitance (Cpd-L, Cgd, and Cpd-R) causes the voltage of the pixel structure to be divided due to the coupling effect (Crosstalk), resulting in insufficient voltage of the pixel structure to cause display color abnormality.
  • One is to set the data line away from the pixel structure, thereby reducing the generation of parasitic capacitance, thereby making the influence of the coupling effect smaller, but this increases the planar space of the display panel, and is not easily used in a display panel with higher resolution. .
  • the second is to increase the storage capacitor Cst, which is much larger than the parasitic capacitance (Cpd-L, Cgd, and Cpd-R), which makes the influence of the coupling effect smaller, but it is necessary to increase the size of the conductive layer in the storage capacitor.
  • the planar space of the pixel structure is increased. As the resolution becomes higher and higher, the pixel electrode space becomes smaller and smaller, and the storage capacitor setting is also smaller, so that the storage capacitor is also less likely to be used in the display panel with higher resolution, due to the storage capacitor plane space.
  • the size limit, and thus the effect of improving the coupling effect by increasing the storage capacitance, is also reduced.
  • an embodiment of the present disclosure discloses a pixel structure and a pixel circuit structure.
  • the pixel structure and the pixel circuit structure of the embodiment may be various, and multiple pixel structures may be respectively applied to different displays.
  • the pixel structure of the present disclosure is applied to the following display devices: Twisted Nematic (TN) or Super Twisted Nematic (STN) type, plane conversion (In-Plane Switching) , IPS) type, Vertical Alignment (VA) type, and High Vertical Alignment (HVA) type, curved type panel.
  • TN Twisted Nematic
  • STN Super Twisted Nematic
  • IPS plane conversion
  • VA Vertical Alignment
  • HVA High Vertical Alignment
  • the pixel structure of the embodiment of the present disclosure includes a first conductive layer 11, a second conductive layer 12, and a third conductive layer 13, as shown in FIGS. 15 and 16, the first conductive layer 11 and an active switch (for example, But not limited to the thin film transistor) drain coupling of the TFT, the second conductive layer 12 is coupled to the first voltage line, the third conductive layer 13 and the second voltage line are coupled; the first conductive layer 11 and the second The conductive layer 12 and the third conductive layer 13 are stacked and spaced apart, the first conductive layer 11, the second conductive layer 12 and the third conductive The electrical layer 13 covers each other in vertical space.
  • an active switch for example, But not limited to the thin film transistor
  • the three conductive layers of the pixel structure of the embodiments of the present disclosure can be energized, and the three can form two storage capacitors, and the two storage capacitors simultaneously maintain the pixel voltage of the pixel structure to reduce multiple The effect of parasitic capacitance, thereby improving the effects of the coupling effect, so that the display panel can be displayed normally.
  • the embodiment of the present disclosure maintains the voltage level of the pixel structure by two storage capacitors. Compared with the pixel structure in FIG. 1 to FIG. 8, the voltage level of the pixel structure is maintained by a storage capacitor, and the voltage level of the pixel structure is maintained. The effect is better, making the voltage structure of the pixel structure more stable.
  • the embodiment of the present disclosure directly stacks the first conductive layer, the second conductive layer and the third conductive layer, so that it is not necessary to increase the planar size of each conductive layer, so that the embodiments of the present disclosure do not increase the respective conductive layers. In the case of the plane size, the capacitance of the pixel structure is greatly improved, and the voltage level of the pixel structure is better maintained, so that the present disclosure is more suitable for a display panel with high resolution.
  • more stacked conductive layers may also be formed in the pixel structure to form more storage capacitors (fourth storage capacitor, fifth storage capacitor, etc.) in the pixel structure.
  • FIG. 16 is a specific manner of stacking a first conductive layer, a second conductive layer, and a third conductive layer according to an embodiment of the present disclosure.
  • the first conductive layer 11 is disposed between the second conductive layer 12 and the third conductive layer 13 such that a first storage capacitor 14 is formed between the first conductive layer 11 and the second conductive layer 12.
  • the first storage capacitor 14 is a storage capacitor Cst.
  • the storage capacitor Cst is defined as the first storage capacitor 14.
  • a second storage capacitor 16 is formed between the first conductive layer and the third conductive layer 13, and the second storage capacitor 16 is a storage capacitor Cnew, and the storage capacitor Cnew is defined as the second storage capacitor 16. Therefore, the two storage capacitors (the first storage capacitor 11 and the second storage capacitor 16) jointly maintain the potential of the pixel structure voltage without affecting the voltage of the pixel structure due to the change of the charging voltage of the current data line during charging. In turn, the coupling effect phenomenon is improved.
  • FIG. 16 is only a distribution of a specific conductive layer structure according to an embodiment of the present disclosure, and may also be other structural distributions, for example, as shown in FIG. 15 , FIG. 16 is an implementation of the present disclosure.
  • Another specific way of stacking the first conductive layer, the second conductive layer and the third conductive layer is, in particular, the second conductive layer 12 is disposed on the first conductive layer 11 and the third conductive layer.
  • the same storage capacitor as that of FIG. 16 is formed between the first conductive layer 11 and the second conductive layer 12, that is, the first storage capacitor 14, as shown in FIG. 13 and FIG. 14, the first storage capacitor 14 is the storage capacitor Cst.
  • the storage capacitor Cst is defined herein as the first storage capacitor 14.
  • a third storage capacitor 15 is formed between the second conductive layer 12 and the third conductive layer 13. As shown in FIG. 13 and FIG. 14, the third storage capacitor 15 is also illustrated as a storage capacitor Cnew (however, it should be noted that Since only one new storage capacitor, that is, the second storage capacitor or the third storage capacitor, can be illustrated in FIGS. 13 and 14, Cnew in FIGS. 13 and 14 is merely for explaining the second storage capacitor or the first Three storage capacitors, where the second storage capacitor and the third storage capacitor are not the same one.), when the pixel structure adopts the structure in FIG. 15, the storage capacitor Cnew is defined as the third storage capacitor. 15.
  • the two storage capacitors (the first storage capacitor and the third storage capacitor) together maintain the potential of the pixel structure voltage, and do not affect the voltage of the pixel structure due to the change of the charging voltage of the current data line during charging, and thus Improved coupling effects.
  • this embodiment replaces the second storage capacitor or the third storage capacitor with Cnew.
  • the first conductive layer 11 is coupled to the drain of the active switching TFT, one end of the capacitor Clc is coupled to the common line Vcom, and the capacitor Clc is coupled to the active switching TFT.
  • the thin film transistors are respectively coupled with the current data line Data n and the current scan line Gate n. When the current scan line controls the thin film transistor to be turned on, the current data line charges the pixel structure through the thin film transistor, specifically, the liquid crystal capacitor Clc is charged, and two memories are stored.
  • Capacitors (Cst and Cnew, specifically in FIG. 16, are the first storage capacitor and the second storage capacitor; or specifically in FIG. 15, which are the first storage capacitor and the third storage capacitor).
  • the first voltage line includes a previous scan line Gate n-1, as shown in FIG. 14, that is, the second conductive layer 12 is coupled with the previous scan line, and the charging process of the pixel structure is through the current scan.
  • the line Gate n controls the active switching TFT to be turned on, so that the current data line Data n is charged for the pixel structure, and the previous scan line is in the upper row of the current scan line, and the second conductive layer 12 is precharged by the previous scan line.
  • the second conductive layer 12 has a voltage, which can reduce the charging time when the current data line is charged, and will quickly The second conductive layer 12 reaches a predetermined potential. This is a specific manner in which the second conductive layer is coupled to the first voltage line.
  • the second conductive layer may also be coupled to other first voltage lines, for example, as shown in FIG.
  • the first voltage line includes a common line Vcom, that is, the second conductive layer 12 and the common line Vcom are coupled, and the common line Vcom charges the second conductive layer, which is simple in structure.
  • the third conductive layer 13 and the second voltage line are coupled.
  • the second voltage line Vdc of the embodiment of the present disclosure is coupled to the DC voltage and the second conductive.
  • the voltage of the common line of the layer connection is, for example, 7.5V or 0V; the voltage of the data line is -5 to 15V; the voltage of the scan line is -6 to 35V; due to the third conductive layer and the first conductive connected to the second voltage line.
  • the voltages of the layer and the second conductive layer are all different, so a storage capacitor can be formed between the third conductive layer and the first conductive layer or the second conductive layer.
  • the pixel circuit structure of the present disclosure includes:
  • a scan line Gate defining a pixel area with the data line Data
  • the active switching TFT is coupled to the data line Data and the scan line Gate;
  • the second storage capacitor Cnew is coupled to the first storage capacitor Cst and coupled to the DC voltage Vdc.
  • the pixel circuit structure of the present disclosure may include two or more second storage capacitors Cnew coupled between the first storage capacitor Cst and the DC voltage Vdc. To further improve the impact of the coupling effect.
  • one end of the first storage capacitor Cst is coupled to the active switching TFT, and the other end of the first storage capacitor Cst is coupled to a common line Vcom, as shown in FIG.
  • one end of the first storage capacitor Cst is coupled to the active switching TFT, and the other end of the first storage capacitor Cst is coupled to one of the scan lines Gate (on A scan line Gate n-1) is shown in FIG.
  • the first storage capacitor Cst and the second storage capacitor Cnew are formed by a first conductive layer, a second conductive layer, and a third conductive layer, the first conductive layer and the drain of the active switch Coupling; the second conductive layer and the first voltage line are coupled; the third conductive layer and the second voltage line are coupled; the first conductive layer, the second conductive layer and the third conductive layer are stacked and spaced apart The first conductive layer, the second conductive layer, and the third conductive layer cover each other in a vertical space.
  • the first voltage line comprises a common line Vcom.
  • the second voltage line and the common line Vcom are disposed to overlap within the first conductive layer coverage area.
  • the first voltage line includes a previous scan line Gate n-1.
  • the first conductive layer 11, the second conductive layer 12, and the third conductive layer 13 are respectively made of a conductive metal, which is a first conductive layer and a second conductive layer. And a specific structure of the third conductive layer, the three conductive layers (the first conductive layer 11, the second conductive layer 12 and the third conductive layer 13) are all made of a conductive metal, and the conductive metal has a good conductive effect.
  • the conductive metal of an embodiment of the present disclosure may be: Al, Mo, Cu, Ti, Ag or an alloy thereof.
  • the three conductive layers are all made of conductive metal or other conductive materials, which is a specific manner of the embodiments of the present disclosure.
  • Other embodiments may be employed in the disclosed embodiments:
  • the first conductive layer 11 and the second conductive layer 12 are respectively made of a conductive metal
  • the third conductive layer 13 is made of a transparent conductive material.
  • the first conductive layer 11 and the second conductive layer 12 are both made of conductive metal and are electrically conductive.
  • the metal conductive effect is good;
  • the third conductive layer 13 is made of a transparent conductive material, and the conductive material can also be electrically conductive.
  • ITO, IZO, AZO, ATO, GZO, TCO, ZnO or polyethylene dioxythiophene (PEDOT) polyethylene dioxythiophene
  • the first conductive layer 11 is made of a conductive metal
  • the second conductive layer 12 and the third conductive layer 13 are respectively made of a transparent conductive material.
  • the first conductive layer 11 is made of conductive gold.
  • the conductive metal has good electrical conductivity; the second conductive layer 12 and the third conductive layer 13 are made of a transparent conductive material, and the conductive effect can also be achieved.
  • the second voltage line Vdc and the common line Vcom partially overlap in space, specifically, the second voltage line and the common line are covered by the first conductive layer. Overlap settings in the area. If two or more wires are juxtaposed between each other, parasitic capacitances are generated between each other, and mutual interference occurs. However, in the embodiment of the present disclosure, the common line Vcom and the second voltage line Vdc are partially overlapped in space to prevent parasitic capacitance from being generated. Improve anti-interference ability.
  • the three conductive layers (the first conductive layer 11, the second conductive layer 12, and the third conductive layer 13) of one embodiment of the present disclosure are parallel to each other, so that the space occupied by the three in the plane space is further Small, the effect of applying the pixel structure of the embodiment of the present disclosure to the display panel is better.
  • an embodiment of the present disclosure further discloses an array substrate, wherein the array substrate is provided with a common line, a data line, and a scan line, and the array substrate further includes a pixel structure,
  • the pixel structures are coupled to the data lines and the scan lines, respectively.
  • the common line, the data line, the scan line, and the pixel structure on the array substrate of the embodiment refer to the common line, the data line, the scan line, and the pixel structure in the above embodiment, or the common line on the array substrate in this embodiment.
  • the data lines, the scan lines, and the pixel structure reference may be made to the common lines, the data lines, the scan lines, the pixel structures, and the mutual cooperation and connection relationship in FIG. 9 to FIG.
  • the array substrate of the present embodiment has a plurality of pixel structures. For each pixel structure, reference may be made to FIG. 9 to FIG. 16. The pixel structure, the common lines, the data lines, the scan lines, and the like are not described in detail herein.
  • an embodiment of the present disclosure further discloses a display panel including a color filter substrate and an array substrate, wherein the array substrate is provided with a common line, a data line, and a scan line.
  • the array substrate further includes a pixel structure, and the pixel structure is coupled to the data line and the scan line, respectively.
  • the common line, the data line, the scan line, and the pixel structure in the display panel of the present embodiment refer to the common line, the data line, the scan line, and the pixel structure in the above embodiment, or the common line in the display panel of this embodiment.
  • the array substrate of the example has a plurality of pixel structures.
  • the pixel structure, the common lines, the data lines, the scan lines, and the like are not described in detail herein.
  • an embodiment of the present disclosure further discloses a display device including a display panel and a backlight module, wherein the display panel includes a color film substrate and an array substrate, and the array substrate A common line, a data line and a scan line are disposed on the array substrate, and the array substrate further includes a pixel structure, and the pixel structure is coupled to the data line and the scan line, respectively.
  • the common line, the data line, the scan line, and the pixel structure in the display panel of the present embodiment refer to the common line, the data line, the scan line, and the pixel structure in the above embodiment, or the common line in the display panel of this embodiment.
  • the array substrate of the present embodiment has a plurality of pixel structures. For each pixel structure, reference may be made to FIG. 9 to FIG. 16.
  • the pixel structure, the common lines, the data lines, the scan lines, and the like are not described in detail herein.
  • the display device of the embodiment may be a liquid crystal display or other display device.
  • the backlight module can be used as a light source for supplying sufficient light source with uniform brightness and distribution.
  • the backlight module of this embodiment The group may be of the front light type or the backlight type. It should be noted that the backlight module of the embodiment is not limited thereto.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

La présente invention concerne une structure de circuit de pixel et un panneau d'affichage. La structure de circuit de pixel comprend : une ligne de données ; une ligne de balayage définissant une région de pixel conjointement avec la ligne de données ; un commutateur actif couplé à la ligne de données et à la ligne de balayage ; un condensateur à cristaux liquides couplé au commutateur actif ; un premier condensateur de stockage (14) couplé au commutateur actif ; et un second condensateur de stockage (16) couplé au premier condensateur de stockage (14).
PCT/CN2017/076541 2016-12-30 2017-03-14 Structure de circuit de pixel et panneau d'affichage WO2018120431A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/744,839 US20190012975A1 (en) 2016-12-30 2017-03-14 Pixel circuit structure and display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201611270319.1 2016-12-30
CN201611270319.1A CN106710552A (zh) 2016-12-30 2016-12-30 像素电路结构

Publications (1)

Publication Number Publication Date
WO2018120431A1 true WO2018120431A1 (fr) 2018-07-05

Family

ID=58906858

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/076541 WO2018120431A1 (fr) 2016-12-30 2017-03-14 Structure de circuit de pixel et panneau d'affichage

Country Status (3)

Country Link
US (1) US20190012975A1 (fr)
CN (1) CN106710552A (fr)
WO (1) WO2018120431A1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106527006A (zh) * 2016-12-30 2017-03-22 惠科股份有限公司 像素结构
CN106556952B (zh) * 2016-12-30 2019-05-14 惠科股份有限公司 像素结构
CN109523951A (zh) * 2018-12-29 2019-03-26 云谷（固安）科技有限公司 一种像素电路和显示装置
CN109410838A (zh) * 2018-12-29 2019-03-01 云谷（固安）科技有限公司 一种像素电路和显示装置

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1680861A (zh) * 2004-12-03 2005-10-12 友达光电股份有限公司 薄膜晶体管液晶显示器、叠层储存电容器及其形成方法
US20090115948A1 (en) * 2007-11-02 2009-05-07 Au Optronics Corporation Pixel Structure of Transflective Liquid Crystal Display Array Substrate and Method for Fabricating the Same
CN103488012A (zh) * 2012-06-08 2014-01-01 瀚宇彩晶股份有限公司 像素结构、像素结构的制作方法以及有源元件阵列基板
CN104142592A (zh) * 2013-05-07 2014-11-12 友达光电股份有限公司 液晶显示面板及其制造方法
CN106527005A (zh) * 2016-12-30 2017-03-22 惠科股份有限公司 像素结构的制造方法
CN106527006A (zh) * 2016-12-30 2017-03-22 惠科股份有限公司 像素结构
CN106556952A (zh) * 2016-12-30 2017-04-05 惠科股份有限公司 像素结构

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020190942A1 (en) * 2001-06-06 2002-12-19 Lee Yu-Tuan Driving method for thin film transistor liquid crystal display
KR100895016B1 (ko) * 2002-10-04 2009-04-30 엘지디스플레이 주식회사 횡전계방식 액정 표시 소자 및 그 제조방법
US7554619B2 (en) * 2005-12-05 2009-06-30 Tpo Displays Corp. Stacked storage capacitor structure for a LTPS TFT-LCD
US9182643B1 (en) * 2014-05-27 2015-11-10 Apple Inc. Display having pixel circuits with adjustable storage capacitors
KR102472373B1 (ko) * 2015-09-10 2022-11-30 삼성디스플레이 주식회사 액정 표시 장치

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1680861A (zh) * 2004-12-03 2005-10-12 友达光电股份有限公司 薄膜晶体管液晶显示器、叠层储存电容器及其形成方法
US20090115948A1 (en) * 2007-11-02 2009-05-07 Au Optronics Corporation Pixel Structure of Transflective Liquid Crystal Display Array Substrate and Method for Fabricating the Same
CN103488012A (zh) * 2012-06-08 2014-01-01 瀚宇彩晶股份有限公司 像素结构、像素结构的制作方法以及有源元件阵列基板
CN104142592A (zh) * 2013-05-07 2014-11-12 友达光电股份有限公司 液晶显示面板及其制造方法
CN106527005A (zh) * 2016-12-30 2017-03-22 惠科股份有限公司 像素结构的制造方法
CN106527006A (zh) * 2016-12-30 2017-03-22 惠科股份有限公司 像素结构
CN106556952A (zh) * 2016-12-30 2017-04-05 惠科股份有限公司 像素结构

Also Published As

Publication number Publication date
CN106710552A (zh) 2017-05-24
US20190012975A1 (en) 2019-01-10

Similar Documents

Publication Publication Date Title
CN111258137B (zh) 带触摸检测功能的显示面板
CN106527005B (zh) 像素结构的制造方法
JP4903010B2 (ja) 薄膜トランジスタ表示板及びそれを含む液晶表示装置
CN104483792B (zh) 阵列基板及显示装置
US9323123B2 (en) Structure of pixel
CN102591083A (zh) 电荷分享型像素结构
KR20090123738A (ko) 표시판 및 이를 포함하는 액정 표시 장치 및 그 제조 방법
US20030227580A1 (en) Liquid crystal display device
WO2018120431A1 (fr) Structure de circuit de pixel et panneau d'affichage
WO2018120996A1 (fr) Structure de pixel
WO2018120623A1 (fr) Structure de pixels et panneau d'affichage
CN104460152B (zh) 阵列基板及显示装置
KR101152135B1 (ko) 액정 표시 장치 및 그 구동 방법
WO2022237113A1 (fr) Dispositif d'affichage
WO2018120995A1 (fr) Structure de pixel
CN103913913B (zh) 一种阵列基板及其制备方法、显示面板和显示装置
WO2015074286A1 (fr) Structure de pixel
CN104020617A (zh) 阵列基板及其驱动方法、液晶显示面板、显示装置
CN106773402B (zh) 阵列基板和液晶显示面板
KR101272333B1 (ko) 액정 표시 장치 및 그의 구동 방법
CN113219747B (zh) 阵列基板、液晶显示面板及液晶显示器
KR101348376B1 (ko) 액정 표시 장치
CN219590639U (zh) 阵列基板、显示面板和显示装置
KR20080044434A (ko) 액정 표시 장치
KR20080049265A (ko) 액정 표시 장치

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17885791

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17885791

Country of ref document: EP

Kind code of ref document: A1