[go: up one dir, main page]

WO2019143358A1 - Method for curing solder paste on a thermally fragile substrate - Google Patents

Method for curing solder paste on a thermally fragile substrate Download PDF

Info

Publication number
WO2019143358A1
WO2019143358A1 PCT/US2018/014501 US2018014501W WO2019143358A1 WO 2019143358 A1 WO2019143358 A1 WO 2019143358A1 US 2018014501 W US2018014501 W US 2018014501W WO 2019143358 A1 WO2019143358 A1 WO 2019143358A1
Authority
WO
WIPO (PCT)
Prior art keywords
solder paste
optically
fragile substrate
thermally fragile
absorptive layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2018/014501
Other languages
French (fr)
Inventor
Rob Jacob HENDRIKS
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCC Nano LLC
Original Assignee
NCC Nano LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCC Nano LLC filed Critical NCC Nano LLC
Priority to JP2020560860A priority Critical patent/JP7118463B2/en
Priority to KR1020207023356A priority patent/KR102405231B1/en
Priority to PCT/US2018/014501 priority patent/WO2019143358A1/en
Priority to EP18901662.9A priority patent/EP3740340A4/en
Priority to CN201880086970.4A priority patent/CN111902237B/en
Priority to CA3088725A priority patent/CA3088725A1/en
Publication of WO2019143358A1 publication Critical patent/WO2019143358A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00—Soldering, e.g. brazing, or unsoldering
    • B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016—Brazing of electronic components
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00—Soldering, e.g. brazing, or unsoldering
    • B23K1/005—Soldering by means of radiant energy
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00—Soldering, e.g. brazing, or unsoldering
    • B23K1/19—Soldering, e.g. brazing, or unsoldering taking account of the properties of the materials to be soldered
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/02—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape
    • B23K35/0222—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape for use in soldering, brazing
    • B23K35/0244—Powders, particles or spheres; Preforms made therefrom
    • B23K35/025—Pastes, creams, slurries
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/36—Selection of non-metallic compositions, e.g. coatings, fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/145—Organic substrates, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3494—Heating methods for reflowing of solder
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00—Articles made by soldering, welding or cutting
    • B23K2101/36—Electric or electronic devices
    • B23K2101/42—Printed circuits
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2103/00—Materials to be soldered, welded or cut
    • B23K2103/30—Organic material
    • B23K2103/40—Paper
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2103/00—Materials to be soldered, welded or cut
    • B23K2103/30—Organic material
    • B23K2103/42—Plastics
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2103/00—Materials to be soldered, welded or cut
    • B23K2103/50—Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26
    • B23K2103/54—Glass
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/24—Selection of soldering or welding materials proper
    • B23K35/26—Selection of soldering or welding materials proper with the principal constituent melting at less than 400 degrees C
    • B23K35/262—Sn as the principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199—Material of the matrix
    • H01L2224/1329—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298—Fillers
    • H01L2224/13299—Base material
    • H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/7526—Polychromatic heating lamp
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75261—Laser
    • H01L2224/75262—Laser in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75261—Laser
    • H01L2224/75263—Laser in the upper part of the bonding apparatus, e.g. in the bonding head
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/8122—Applying energy for connecting with energy being in the form of electromagnetic radiation
    • H01L2224/8123—Polychromatic or infrared lamp heating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81234—Applying energy for connecting using means for applying energy being within the device, e.g. integrated heater
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/1579—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3512—Cracking
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0274—Optical details, e.g. printed circuits comprising integral optical means
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0108—Transparent
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0112—Absorbing light, e.g. dielectric layer with carbon filler for laser processing
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/2054—Light-reflecting surface, e.g. conductors, substrates, coatings, dielectrics

Definitions

  • the present invention relates to curing processes in general, and, in particular, to a method for curing solder paste on a thermally fragile substrate using pulsed light.
  • the current trend is to move away from using ceramic, glass, or epoxy fiber glass-based circuit boards (such as FR4) as a substrate material, and progresses towards relatively inexpensive substrates for lower cost and more flexible form factors.
  • the new substrate materials (such as PEN, PET, polycarbonate and paper), however, tend to be more thermally fragile than their predecessors. This can become problematic when high temperatures are required to process thin films or to attach discrete components to the substrates. For example, the process of soldering components onto thermally fragile substrates becomes very difficult because conventional solders require a much higher processing temperature than those thermally fragile substrates can handle.
  • the present disclosure provides an improved method for curing solder paste on a thermally fragile substrate.
  • an optically reflective layer and an optically absorptive layer are printed on a thermally fragile substrate.
  • Multiple conductive traces are selectively deposited on the optically reflective layer and on the optically absorptive layer.
  • Solder paste is then applied on selective locations that are corresponding to locations of the optically absorptive layer.
  • the substrate is irradiated from one side with uniform pulsed light.
  • the optically absorptive layer absorbs the pulsed light and becomes heated, and the heat is subsequently transferred to the solder paste and the component via thermal conduction in order to heat and melt the solder paste.
  • Figures 1A-1D depict a method for curing solder paste on a thermally fragile substrate using pulsed light, according to a first embodiment
  • Figures 2A-2E depict a method for curing solder paste on a thermally fragile substrate using pulsed light, according to a second embodiment.
  • the first method is to use a low-temperature solder to attach components
  • the second method is to use electrically conducting epoxy to attach the components.
  • the problem with the first method is that the performance of low-temperature solders is significantly less robust than that of the higher temperature conventional solders, and thermal cycling may cause low-temperature solders to crack.
  • the second method is more expensive than using conventional solder.
  • the electrically conducting epoxy is mechanically more fragile, and the electrical resistivity of conductive adhesives used in the second method are much worse than that of low-temperature solder.
  • neither of the above-mentioned two methods is preferable due to low performance and/or high cost.
  • Reactive Soladium solder such as Sn 96.5/Ag 3.0/Cu 0.5 or Sn 96.5/Ag 3.5 alloys. These solders have a liquidus temperature of about 219 °C. Typical oven reflow soldering temperature conditions are greater than 200 °C for 5 minutes. Unfortunately, the oven reflow soldering technique precludes the use of thermally fragile substrates such as PEN (having a maximum working temperature of 180 °C), PET (having a maximum working temperature of 150 °C), polycarbonate (having a maximum working temperature of 115-130 °C), or paper (having a maximum working temperature of 150 °C).
  • PEN having a maximum working temperature of 180 °C
  • PET having a maximum working temperature of 150 °C
  • polycarbonate having a maximum working temperature of 115-130 °C
  • paper having a maximum working temperature of 150 °C.
  • the photonic curing technique has been utilized to process a thin film on a thermally fragile substrate.
  • the combination of higher temperature and lower thermal budget from a short pulse of light can be utilized to process the thin film without damaging the thermally fragile substrate.
  • the photonic curing technique has the potential of alleviating the problem of thermally processing solder paste on thermally fragile substrates.
  • solders can be heated in a time scale so short that the thermally fragile substrate may also be heated beyond its maximum working temperature. In practice, however, this does not solve the above-mentioned problem because photonic curing generally applies to the processing of thin films on comparatively thick substrates.
  • a thin film on a thermally fragile substrate is heated very rapidly by pulsed light from a flashlamp to a temperature beyond what the thermally fragile substrate can ordinarily take without being damaged. After heating by the pulsed light, the thin film is rapidly cooled via thermal conduction by the thin film to the thermally fragile substrate. This is possible because the thermally fragile substrate is much thicker than the thin film and has greater thermal mass than that of the thin film.
  • the combination of the greater thermal mass of the thermally fragile substrate and thermal conduction of the heat from the thin film to the thermally fragile substrate helps to prevent incurring damage to the thermally fragile substrate by minimizing the time spent at elevated temperature, even though the peak temperature is often higher than the published maximum working temperature of the thermally fragile substrate.
  • the components as well as the solder paste are often thicker than the thermally fragile substrate.
  • the amount of energy required to solder the components with a pulse of light would also warp the thermally fragile substrate in the process.
  • the amount of radiant exposure needed to process the solder paste is between 3 and 30 J/cm 2 .
  • This amount of energy is often higher than the damage threshold of most electrical traces that may be deposited on the thermally fragile substrate as they absorb some of the pulsed light from the flashlamp.
  • the electrical traces can become hot and may ablate or locally warp the thermally fragile substrate underneath or adjacent to the electrical traces.
  • the rapid heating releases volatiles in the solder paste that can causes cohesive failure on the solder paste. In other words, gas generation from the rapid heating explodes the solder paste and destroys any hope of making a good solder connection.
  • the present invention provides an improved method for soldering electrical components onto a thermally fragile substrate.
  • thermally fragile substrate 10 which is preferably optically transparent, can be PEN, PET, polycarbonate or paper.
  • solder paste 16a-16d is then applied to locations corresponding to the locations of optically absorptive layer 12, as shown in Figure 1C.
  • solder paste 16a is located above optically absorptive layer 12a
  • solder paste 16b is located above optically absorptive layer 12b
  • solder paste 16c is located above optically absorptive layer 12c
  • solder paste 16d is located above optically absorptive layer 12d.
  • solder paste 16a, 16b, and a component 18b has been placed on solder paste 16c, 16d the entire structure is irradiated from the bottom (non-component side) of thermally fragile substrate 10 with uniform pulsed light, as depicted in Figure ID.
  • Optically reflective layer 11 reflects the pulsed light, while optically absorptive layer 12 absorbs the pulsed light and becomes heated. This heat is subsequently transferred to solder paste 16a-16d and components 18a, 18b via thermal conduction to heat solder paste 16a-16d, thereby melting solder paste 16a-16d.
  • FIGS. 2A-2E there are illustrated a method for curing solder paste on a thermally fragile substrate using pulsed light, according to a second embodiment.
  • an optically reflective layer 21 and an optically absorptive layer 22 are selectively printed on a thermally fragile substrate 20, as shown in Figure 2A.
  • the locations of optically absorptive layer 22 should correspond to the future locations of solder paste to be utilized to connect to a component.
  • Thermally fragile substrate 20, which is preferably optically transparent, can be PEN, PET, polycarbonate or paper.
  • multiple conductive traces 25 are selectively deposited on optically reflective layer 21 and on optically absorptive layer 22, as depicted in Figure 2B.
  • Solder paste 26a-26d is then applied to locations corresponding to the locations of optically absorptive layer 22, as shown in Figure 2C.
  • a second optically reflective layer 23 is then deposited on the exposed (not covered by solder paste) conductive traces 25 and the exposed (not covered by solder paste) optically reflective layer 21, as depicted in Figure 2D.
  • solder paste 26a, 26b, and a component 28b has been placed on solder paste 26c, 26d
  • the entire structure is irradiated from the top and bottom with uniform pulsed light, as shown in Figure 2E.
  • Optically reflective layers 21 and 23 reflect the pulsed light, while optically absorptive layer 22 absorbs the pulsed light and becomes heated. This heat is subsequently transferred to solder paste 26a-26d and components 28a, 28b via thermal conduction to heat solder paste 26a-26d, thereby melting solder paste 26a-26d.
  • optically reflective layer 11 need not be selectively applied. It may simply be coated over substrate 10 and optically absorptive layer 12. When optically absorptive layer 12 is heated with pulsed light, the heat from optically absorptive layer 12 is transferred via conduction through optically reflective layer 11 to heat solder paste 15. This is possible on substrate 10 facing optically reflective layer 11 in the second embodiment shown in Figures 2A-2E as well.
  • components 28A-28B serve as the absorbers on the top facing side of the stack to heat solder paste 26a-26d.
  • the present invention provides an improved method for soldering electrical components onto a thermally fragile substrate by applying one or more printed masks to the thermally fragile substrate to allow selective absorption of pulsed light from a flashlamp, and thereby spatially tune the radiant exposure from the flashlamp to selectively heat the solder paste without causing damage to adjacent structures or the thermally fragile substrate.
  • Components of different sizes and thicknesses can be attached to a thermally fragile substrate with the same pulsed light. The entire process can be performed in less than one second.
  • the method of the present invention can be utilized to thermally cure a variety of materials such as electrically conductive epoxies, adhesives, or other materials.
  • One advantage of the method of the present invention is that standard RoHS compatible solder can be used with a thermally fragile substrate. Another advantage of the method of the present invention is that no registration is required of the light curing source. Registration is provided by the printed masks.

Landscapes

  • Engineering & Computer Science (AREA)
  • Mechanical Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Die Bonding (AREA)

Abstract

A method for curing solder paste on a thermally fragile substrate is disclosed. An optically reflective layer and an optically absorptive layer are printed on a thermally fragile substrate. Multiple conductive traces are selectively deposited on the optically reflective layer and on the optically absorptive layer. Solder paste is then applied on selective locations that are corresponding to locations of the optically absorptive layer. After a component has been placed on the solder paste, the substrate is irradiated from one side with uniform pulsed light. The optically absorptive layer absorbs the pulsed light and becomes heated, and the heat is subsequently transferred to the solder paste and the component via thermal conduction in order to heat and melt the solder paste.

Description

METHOD FOR CURING SOLDER PASTE ON
A THERMALLY FRAGILE SUBSTRATE
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to curing processes in general, and, in particular, to a method for curing solder paste on a thermally fragile substrate using pulsed light.
2. Description of Related Art
In the field of printed electronics, the current trend is to move away from using ceramic, glass, or epoxy fiber glass-based circuit boards (such as FR4) as a substrate material, and progresses towards relatively inexpensive substrates for lower cost and more flexible form factors. The new substrate materials (such as PEN, PET, polycarbonate and paper), however, tend to be more thermally fragile than their predecessors. This can become problematic when high temperatures are required to process thin films or to attach discrete components to the substrates. For example, the process of soldering components onto thermally fragile substrates becomes very difficult because conventional solders require a much higher processing temperature than those thermally fragile substrates can handle.
The present disclosure provides an improved method for curing solder paste on a thermally fragile substrate.
SUMMARY OF THE INVENTION
In accordance with a preferred embodiment, an optically reflective layer and an optically absorptive layer are printed on a thermally fragile substrate. Multiple conductive traces are selectively deposited on the optically reflective layer and on the optically absorptive layer. Solder paste is then applied on selective locations that are corresponding to locations of the optically absorptive layer. After a component has been placed on the solder paste, the substrate is irradiated from one side with uniform pulsed light. The optically absorptive layer absorbs the pulsed light and becomes heated, and the heat is subsequently transferred to the solder paste and the component via thermal conduction in order to heat and melt the solder paste.
All features and advantages of the present invention will become apparent in the following detailed written description.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention itself, as well as a preferred mode of use, further objects, and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:
Figures 1A-1D depict a method for curing solder paste on a thermally fragile substrate using pulsed light, according to a first embodiment; and
Figures 2A-2E depict a method for curing solder paste on a thermally fragile substrate using pulsed light, according to a second embodiment.
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
One major hurdle that needs to be overcome when using thermally fragile substrates as circuit boards is chip attachment. Generally, there are only two methods for attaching chips to a thermally fragile substrate. The first method is to use a low-temperature solder to attach components, and the second method is to use electrically conducting epoxy to attach the components. The problem with the first method is that the performance of low-temperature solders is significantly less robust than that of the higher temperature conventional solders, and thermal cycling may cause low-temperature solders to crack. The second method is more expensive than using conventional solder. In addition, the electrically conducting epoxy is mechanically more fragile, and the electrical resistivity of conductive adhesives used in the second method are much worse than that of low-temperature solder. Thus, neither of the above-mentioned two methods is preferable due to low performance and/or high cost.
Generally speaking, it is preferable to use standard Restriction of Hazardous Substances Directive (RoHS) compliant solder such as Sn 96.5/Ag 3.0/Cu 0.5 or Sn 96.5/Ag 3.5 alloys. These solders have a liquidus temperature of about 219 °C. Typical oven reflow soldering temperature conditions are greater than 200 °C for 5 minutes. Unfortunately, the oven reflow soldering technique precludes the use of thermally fragile substrates such as PEN (having a maximum working temperature of 180 °C), PET (having a maximum working temperature of 150 °C), polycarbonate (having a maximum working temperature of 115-130 °C), or paper (having a maximum working temperature of 150 °C).
In the past, the photonic curing technique has been utilized to process a thin film on a thermally fragile substrate. Basically, the combination of higher temperature and lower thermal budget from a short pulse of light can be utilized to process the thin film without damaging the thermally fragile substrate. Now, the photonic curing technique has the potential of alleviating the problem of thermally processing solder paste on thermally fragile substrates. In theory, solders can be heated in a time scale so short that the thermally fragile substrate may also be heated beyond its maximum working temperature. In practice, however, this does not solve the above-mentioned problem because photonic curing generally applies to the processing of thin films on comparatively thick substrates. In the photonic curing technique, a thin film on a thermally fragile substrate is heated very rapidly by pulsed light from a flashlamp to a temperature beyond what the thermally fragile substrate can ordinarily take without being damaged. After heating by the pulsed light, the thin film is rapidly cooled via thermal conduction by the thin film to the thermally fragile substrate. This is possible because the thermally fragile substrate is much thicker than the thin film and has greater thermal mass than that of the thin film. The combination of the greater thermal mass of the thermally fragile substrate and thermal conduction of the heat from the thin film to the thermally fragile substrate helps to prevent incurring damage to the thermally fragile substrate by minimizing the time spent at elevated temperature, even though the peak temperature is often higher than the published maximum working temperature of the thermally fragile substrate.
However, with the case of component attachment, the components as well as the solder paste are often thicker than the thermally fragile substrate. Thus, the amount of energy required to solder the components with a pulse of light would also warp the thermally fragile substrate in the process. For example, the amount of radiant exposure needed to process the solder paste is between 3 and 30 J/cm2. This amount of energy is often higher than the damage threshold of most electrical traces that may be deposited on the thermally fragile substrate as they absorb some of the pulsed light from the flashlamp. When this happens, the electrical traces can become hot and may ablate or locally warp the thermally fragile substrate underneath or adjacent to the electrical traces. Additionally, the rapid heating releases volatiles in the solder paste that can causes cohesive failure on the solder paste. In other words, gas generation from the rapid heating explodes the solder paste and destroys any hope of making a good solder connection.
Another problem with using pulsed light from a flashlamp to heat the solder paste is that components of different area and thickness require different radiant exposures. Since semiconductor components are thermally conductive, they need to be heated to the same temperature that the solder paste needs to be heated since their thermal conductivity is much greater than that of the substrate. This means that components of differing thicknesses or area require different amounts of radiant exposure as their thermal mass is different. When the different sized components are all located on the same substrate, it is not possible to cure all solder connections simultaneously without over curing some while under curing others. In order to address the above-mentioned problems associated with the photonic curing technique, the present invention provides an improved method for soldering electrical components onto a thermally fragile substrate.
Referring now to the drawings, and in particular to Figures 1A-1D, there is illustrated a method for curing solder paste on a thermally fragile substrate using pulsed light, according to a first embodiment. Initially, an optically reflective layer 11 and an optically absorptive layer 12 are selectively printed on a thermally fragile substrate 10, as shown in Figure 1A. The locations of optically absorptive layer 12 should correspond to the future locations of solder paste to be utilized to connect to a component. Thermally fragile substrate 10, which is preferably optically transparent, can be PEN, PET, polycarbonate or paper.
Next, multiple conductive traces 15 are selectively deposited on optically reflective layer 11 and on optically absorptive layer 12, as depicted in Figure IB. Solder paste 16a-16d is then applied to locations corresponding to the locations of optically absorptive layer 12, as shown in Figure 1C. For example, solder paste 16a is located above optically absorptive layer 12a, solder paste 16b is located above optically absorptive layer 12b, solder paste 16c is located above optically absorptive layer 12c, and solder paste 16d is located above optically absorptive layer 12d.
After a component 18a has been placed on solder paste 16a, 16b, and a component 18b has been placed on solder paste 16c, 16d, the entire structure is irradiated from the bottom (non-component side) of thermally fragile substrate 10 with uniform pulsed light, as depicted in Figure ID. Optically reflective layer 11 reflects the pulsed light, while optically absorptive layer 12 absorbs the pulsed light and becomes heated. This heat is subsequently transferred to solder paste 16a-16d and components 18a, 18b via thermal conduction to heat solder paste 16a-16d, thereby melting solder paste 16a-16d.
A precise amount of energy can be delivered to each of solder paste 16a-16d even though components 18a and 18b are of different sizes and require different amounts of energy. This is controlled by the various sizes of optically absorptive layer 12 under each of solder paste 16a-16d. Additionally, electrical traces 15, which would ordinarily be ablated or heated so much that their temperature would warp substrate 10, are protected by optically reflective layer 11. With reference now to Figures 2A-2E, there are illustrated a method for curing solder paste on a thermally fragile substrate using pulsed light, according to a second embodiment. Similarly to the first embodiment, an optically reflective layer 21 and an optically absorptive layer 22 are selectively printed on a thermally fragile substrate 20, as shown in Figure 2A. The locations of optically absorptive layer 22 should correspond to the future locations of solder paste to be utilized to connect to a component. Thermally fragile substrate 20, which is preferably optically transparent, can be PEN, PET, polycarbonate or paper.
Next, multiple conductive traces 25 are selectively deposited on optically reflective layer 21 and on optically absorptive layer 22, as depicted in Figure 2B. Solder paste 26a-26d is then applied to locations corresponding to the locations of optically absorptive layer 22, as shown in Figure 2C. A second optically reflective layer 23 is then deposited on the exposed (not covered by solder paste) conductive traces 25 and the exposed (not covered by solder paste) optically reflective layer 21, as depicted in Figure 2D.
After a component 28a has been placed on solder paste 26a, 26b, and a component 28b has been placed on solder paste 26c, 26d, the entire structure is irradiated from the top and bottom with uniform pulsed light, as shown in Figure 2E. Optically reflective layers 21 and 23 reflect the pulsed light, while optically absorptive layer 22 absorbs the pulsed light and becomes heated. This heat is subsequently transferred to solder paste 26a-26d and components 28a, 28b via thermal conduction to heat solder paste 26a-26d, thereby melting solder paste 26a-26d.
In the first embodiment shown in Figures 1A-1D, optically reflective layer 11 need not be selectively applied. It may simply be coated over substrate 10 and optically absorptive layer 12. When optically absorptive layer 12 is heated with pulsed light, the heat from optically absorptive layer 12 is transferred via conduction through optically reflective layer 11 to heat solder paste 15. This is possible on substrate 10 facing optically reflective layer 11 in the second embodiment shown in Figures 2A-2E as well. In the second embodiment, components 28A-28B serve as the absorbers on the top facing side of the stack to heat solder paste 26a-26d. As has been described, the present invention provides an improved method for soldering electrical components onto a thermally fragile substrate by applying one or more printed masks to the thermally fragile substrate to allow selective absorption of pulsed light from a flashlamp, and thereby spatially tune the radiant exposure from the flashlamp to selectively heat the solder paste without causing damage to adjacent structures or the thermally fragile substrate. Components of different sizes and thicknesses can be attached to a thermally fragile substrate with the same pulsed light. The entire process can be performed in less than one second. In addition to curing solder paste, the method of the present invention can be utilized to thermally cure a variety of materials such as electrically conductive epoxies, adhesives, or other materials.
One advantage of the method of the present invention is that standard RoHS compatible solder can be used with a thermally fragile substrate. Another advantage of the method of the present invention is that no registration is required of the light curing source. Registration is provided by the printed masks.
While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

Claims

CLAIMS What is claimed is:
1. A method for curing solder paste on a thermally fragile substrate, said method comprising: printing an optically reflective layer and an optically absorptive layer on a thermally fragile substrate; selectively depositing a plurality of conductive traces on said optically reflective layer and on said optically absorptive layer; applying solder paste on selective locations corresponding to locations of said optically absorptive layer; placing a component on said solder paste; and irradiating said thermally fragile substrate from one side with uniform pulsed light, wherein said optically absorptive layer absorbs said pulsed light and becomes heated, and said heat is subsequently transferred to said solder paste and said component via thermal conduction to melt said solder paste.
2. The method of Claim 1, wherein locations of said optically absorptive layer correspond to locations of said solder paste utilized to connect to said components.
3. The method of Claim 1, wherein said thermally fragile substrate is optically transparent.
4. The method of Claim 1, wherein said thermally fragile substrate is PEN.
5. The method of Claim 1, wherein said thermally fragile substrate is PET.
6. The method of Claim 1, wherein said thermally fragile substrate is polycarbonate.
7. The method of Claim 1, wherein said thermally fragile substrate is paper.
8. The method of Claim 1, wherein the area of said optically absorptive layer is directly proportional to the thermal mass of said component and the thermal mass of said solder paste.
9. The method of Claim 1, wherein said solder paste is Restriction of Hazardous Substances Directive compliant.
10. The method of Claim 1, wherein an energy of said pulsed light for processing said solder paste is between 3 and 30 J/cm2.
11. A method for curing solder paste on a thermally fragile substrate, said method comprising: printing a first optically reflective layer and an optically absorptive layer on a thermally fragile substrate; selectively depositing a plurality of conductive traces on said optically reflective layer and on said optically absorptive layer; applying solder paste on selective locations corresponding to locations of said optically absorptive layer; selectively depositing a second optically reflective layer on said conductive traces and on said first optically absorptive layer; placing a component on said solder paste; and irradiating said substrate from two sides with uniform pulsed light, wherein said optically absorptive layer and said component absorb said pulsed light and becomes heated, and the heat is subsequently transferred to said solder paste via thermal conduction to melt said solder paste.
12. The method of Claim 11, wherein locations of said optically absorptive layer correspond to locations of said solder paste utilized to connect to said components.
13. The method of Claim 11, wherein said thermally fragile substrate is optically transparent.
14. The method of Claim 11, wherein said thermally fragile substrate is PEN.
15. The method of Claim 11, wherein said thermally fragile substrate is PET.
16. The method of Claim 11, wherein said thermally fragile substrate is polycarbonate.
17. The method of Claim 11, wherein said thermally fragile substrate is paper.
18. The method of Claim 11, wherein the area of said optically absorptive layer is directly proportional to the thermal mass of said component and the thermal mass of said solder paste.
19. The method of Claim 11, wherein said solder paste is Restriction of Hazardous Substances Directive compliant.
20. The method of Claim 11, wherein an energy of said pulsed light for processing said solder paste is between 3 and 30 J/cm2.
21. A method comprising: printing an optically reflective layer and an optically absorptive layer on a thermally fragile substrate; selectively depositing a plurality of conductive traces on said optically reflective layer and on said optically absorptive layer; applying electrically conductive epoxies on selective locations corresponding to locations of said optically absorptive layer; placing a component on said electrically conductive epoxies; and irradiating said thermally fragile substrate from one side with uniform pulsed light, wherein said optically absorptive layer absorbs said pulsed light and becomes heated, and said heat is subsequently transferred to said electrically conductive epoxies and said component via thermal conduction to melt said electrically conductive epoxies.
PCT/US2018/014501 2018-01-19 2018-01-19 Method for curing solder paste on a thermally fragile substrate Ceased WO2019143358A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2020560860A JP7118463B2 (en) 2018-01-19 2018-01-19 Method for curing solder paste on thermally vulnerable substrates
KR1020207023356A KR102405231B1 (en) 2018-01-19 2018-01-19 How to Cure Solder Paste on Heat Vulnerable Substrates
PCT/US2018/014501 WO2019143358A1 (en) 2018-01-19 2018-01-19 Method for curing solder paste on a thermally fragile substrate
EP18901662.9A EP3740340A4 (en) 2018-01-19 2018-01-19 Method for curing solder paste on a thermally fragile substrate
CN201880086970.4A CN111902237B (en) 2018-01-19 2018-01-19 Method for curing solder paste on hot brittle substrate
CA3088725A CA3088725A1 (en) 2018-01-19 2018-01-19 Method for curing solder paste on a thermally fragile substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2018/014501 WO2019143358A1 (en) 2018-01-19 2018-01-19 Method for curing solder paste on a thermally fragile substrate

Publications (1)

Publication Number Publication Date
WO2019143358A1 true WO2019143358A1 (en) 2019-07-25

Family

ID=67301079

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2018/014501 Ceased WO2019143358A1 (en) 2018-01-19 2018-01-19 Method for curing solder paste on a thermally fragile substrate

Country Status (6)

Country Link
EP (1) EP3740340A4 (en)
JP (1) JP7118463B2 (en)
KR (1) KR102405231B1 (en)
CN (1) CN111902237B (en)
CA (1) CA3088725A1 (en)
WO (1) WO2019143358A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7605507B2 (en) * 2020-06-12 2024-12-24 エヌシーシー ナノ， エルエルシー Method for connecting surface mounted electronic components to a circuit board
CN116110805B (en) * 2023-04-13 2023-07-11 深圳宏芯宇电子股份有限公司 Chip bonding method, structure and memory

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3509317A (en) * 1967-08-01 1970-04-28 North American Rockwell Indirect radiant heat soldering apparatus
US5088189A (en) * 1990-08-31 1992-02-18 Federated Fry Metals Electronic manufacturing process
US6388187B1 (en) * 1997-12-26 2002-05-14 Canon Kabushiki Kaisha Photovoltaic element module and its production method, and non-contact treatment method
US20140369038A1 (en) * 2013-06-12 2014-12-18 Michael A. Tischler Lighting systems incorporating flexible light sheets deformable to produce desired light distributions
US20150176133A1 (en) * 2007-05-24 2015-06-25 Ncc Nano, Llc Method for Reducing Thin Films on Low Temperature Substrates

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5439909B2 (en) * 1973-11-09 1979-11-30
JPH05109824A (en) * 1991-10-15 1993-04-30 Omron Corp Method of mounting flip chip of electronic parts
JP3285294B2 (en) * 1995-08-08 2002-05-27 太陽誘電株式会社 Circuit module manufacturing method
KR101453878B1 (en) * 2008-08-07 2014-10-23 삼성디스플레이 주식회사 Manufacturing method of flat panel display
CN103038389B (en) * 2010-06-02 2015-06-17 Ncc纳诺责任有限公司 Lateral heat treatment method for providing thin films on low temperature substrates
US9027822B2 (en) * 2010-11-08 2015-05-12 Panasonic Intellectual Property Management Co., Ltd. Manufacturing method of solder transfer substrate, solder precoating method, and solder transfer substrate
JP2013098338A (en) 2011-10-31 2013-05-20 Nisshinbo Mechatronics Inc Manufacturing device of electronic component, manufacturing method of electronic component, and manufacturing method of led illuminator
SG11201405535PA (en) * 2012-04-18 2014-11-27 Applied Materials Inc Apparatus and method to reduce particles in advance anneal process
JP6032637B2 (en) 2012-07-05 2016-11-30 パナソニックＩｐマネジメント株式会社 Component mounting board manufacturing system and manufacturing method
FR2994768B1 (en) * 2012-08-21 2016-02-05 Commissariat Energie Atomique HYBRIDIZATION FACE AGAINST FACE OF TWO MICROELECTRONIC COMPONENTS USING A UV RECEIVER
WO2016103800A1 (en) 2014-12-24 2016-06-30 ソニー株式会社 Component removal device, substrate, component removal method, component repairing device and component mounting substrate
FR3034913B1 (en) * 2015-04-09 2017-05-05 Commissariat Energie Atomique METHOD FOR CUTTING AN ELECTRODE FROM AN ELECTROCHEMICAL GENERATOR
US10304797B2 (en) 2015-04-28 2019-05-28 Nederlandse Organisatie Voor Toegepast-Natuurwetenschappelijk Onderzoek Tno Apparatus and method for soldering a plurality of chips using a flash lamp and a mask
CN104985350B (en) * 2015-07-03 2017-03-29 北京康普锡威科技有限公司 A kind of unleaded composite solder material of Sn Bi/Cu
WO2017187769A1 (en) * 2016-04-26 2017-11-02 Jsr株式会社 Base material processing method and method for manufacturing semiconductor device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3509317A (en) * 1967-08-01 1970-04-28 North American Rockwell Indirect radiant heat soldering apparatus
US5088189A (en) * 1990-08-31 1992-02-18 Federated Fry Metals Electronic manufacturing process
US6388187B1 (en) * 1997-12-26 2002-05-14 Canon Kabushiki Kaisha Photovoltaic element module and its production method, and non-contact treatment method
US20170027063A1 (en) * 2005-11-23 2017-01-26 Ncc Nano, Llc Electrical, plating and catalytic uses of metal nanomaterial compositions
US20150176133A1 (en) * 2007-05-24 2015-06-25 Ncc Nano, Llc Method for Reducing Thin Films on Low Temperature Substrates
US20140369038A1 (en) * 2013-06-12 2014-12-18 Michael A. Tischler Lighting systems incorporating flexible light sheets deformable to produce desired light distributions

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3740340A4 *

Also Published As

Publication number Publication date
CA3088725A1 (en) 2019-07-25
CN111902237B (en) 2022-04-26
KR20200108340A (en) 2020-09-17
KR102405231B1 (en) 2022-06-03
JP7118463B2 (en) 2022-08-16
EP3740340A1 (en) 2020-11-25
EP3740340A4 (en) 2021-12-15
JP2021516451A (en) 2021-07-01
CN111902237A (en) 2020-11-06

Similar Documents

Publication Publication Date Title
US4012832A (en) Method for non-destructive removal of semiconductor devices
CN100493299C (en) Method for assembling and soldering circuit board, reflow oven and circuit board for the method
JP7186162B2 (en) Method and system for bonding chips to substrates
US7156279B2 (en) System and method for mounting electronic components onto flexible substrates
CN107690697A (en) The apparatus and method that multiple chips are welded using flash lamp and mask
WO2019143358A1 (en) Method for curing solder paste on a thermally fragile substrate
US6583385B1 (en) Method for soldering surface mount components to a substrate using a laser
US11647594B2 (en) Method for curing solder paste on a thermally fragile substrate
US7026582B2 (en) Vector transient reflow of lead free solder for controlling substrate warpage
US6343732B1 (en) Passive and active heat retention device for solder fountain rework
CN208657154U (en) Flexible multilayer substrate for attaching light emitting semiconductor devices
EP0434135B1 (en) Method of positioning and soldering of SMD components
US6897078B2 (en) Programmable multi-chip module
US20090273914A1 (en) Apparatus and methods of forming an interconnect between a workpiece and substrate
US6857559B2 (en) System and method of soldering electronic components to a heat sensitive flexible substrate with cooling for a vector transient reflow process
US20040134975A1 (en) Composite pallet for a vector transient reflow process
Plotog et al. Investigations on assembling of electronic packages onto glass substrates using lead-free technology
JP4090012B2 (en) Surface mounting method
JPH04352491A (en) How to mount electronic components
JP3823654B2 (en) Mounting method of semiconductor device
Pakazad et al. Hybrid integration on low-cost flex foils using photonic flash soldiering
JPH06105830B2 (en) Method of manufacturing hybrid circuit board
JP2008177520A (en) Reflow soldering method and reflow soldering apparatus
JPH01144582A (en) Manufacture of hybrid integrated circuit
JPS60126895A (en) Printed wiring board manufacturing method

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18901662

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 3088725

Country of ref document: CA

ENP Entry into the national phase

Ref document number: 2020560860

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20207023356

Country of ref document: KR

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2018901662

Country of ref document: EP

Effective date: 20200819