WO2025115521A1 - Electronic device - Google Patents

Abstract

Provided is an electronic device in which dielectric loss is suppressed.　An electronic device 1 comprises: a plurality of electronic components (20 (20A, 20B, 20C)); and bridges (31 (31A, 31B)) that electrically connect the plurality of electronic components (20). Each of the bridges (31) is formed of a glass substrate (310) and is smaller than any of the plurality of electronic components (20). The bridges (31) have bridge wires (311) that electrically connect the plurality of electronic components (20) to one another.

Description

electronic equipment

The present invention relates to an electronic device.

Patent document 1 discloses a technology for connecting multiple semiconductor chips together using an interconnect chip.

Special Publication No. 2020-528220

Prior document 1 does not disclose the dielectric loss of the bridge that connects the electronic components and the wiring.

The present invention aims to provide an electronic device with reduced dielectric loss.

The electronic device according to the present invention comprises a plurality of electronic components and a bridge that electrically connects the plurality of electronic components, the bridge being formed from a glass substrate and smaller than any of the plurality of electronic components.

The present invention makes it possible to provide an electronic device with reduced dielectric loss.

1 is a cross-sectional view of an electronic device according to an embodiment of the present invention. FIG. 2 is an exploded cross-sectional view of the electronic device shown in FIG. 1 . 1 is a top view illustrating an external appearance of an electronic device according to an embodiment. 1A to 1C are diagrams illustrating a manufacturing process for a bridge of an electronic device according to an embodiment, and are diagrams illustrating a glass substrate preparation process. 11A to 11C are diagrams showing a via filling step of filling a through hole formed in a glass substrate with a via to form a part of a bridge through via. 1A to 1C are diagrams illustrating an insulating film forming step for forming a bridge insulating layer on a glass substrate. 11A to 11C are diagrams illustrating a bridge wiring forming step of forming a bridge wiring on a bridge insulating layer. 11A to 11C are diagrams showing an insulating film forming step for forming a bridge insulating layer on the bridge wiring; 11A and 11B are diagrams showing a via filling step of forming a through-bridge via by filling an opening formed in a bridge insulating layer. 1A to 1C are diagrams illustrating a bridge wiring forming step. 1A to 1C are diagrams illustrating a bump electrode forming step. 10A and 10B are diagrams illustrating a layer stacking process for an electronic device according to an embodiment, and are diagrams illustrating a release layer forming process for forming a release layer on a panel carrier. 1A to 1C are diagrams showing a wiring forming process for forming a first layer line wiring; 1A to 1C are diagrams illustrating a wiring layer forming step for forming a wiring layer and an insulating layer. 11A to 11C are diagrams showing a bridge mounting process for mounting a bridge on a wiring layer. 1A to 1C are diagrams illustrating a resist film forming step. 1A to 1C are diagrams showing a pillar forming process in which a hole formed in a resist film is filled with a via to form a pillar. 1A to 1C are diagrams illustrating a resist film removal step for removing a resist film. 13A-13C show a molding process for covering the bridges and pillars with an insulating layer. 11A to 11C are diagrams showing a grinding step for grinding the surface of an insulating layer. 1A to 1C are diagrams illustrating an electrode formation process for forming electrodes using a thin metal film. 1A to 1C are diagrams illustrating an electronic component mounting process for mounting electronic components on a connection layer. 1A to 1C are diagrams showing a molding process for covering electronic components with an insulating layer. 11A to 11C are diagrams showing a grinding step for grinding the surface of an insulating layer. 11A and 11B are diagrams showing a panel carrier removing step of removing the panel carrier. 1A to 1C are diagrams illustrating a bump electrode forming step for forming bump electrodes on a wiring layer. FIG. 13 is an external view of a bridge according to a modified example of the present embodiment, as viewed from above. 13 is an external view of a connection layer of a modified example of the present embodiment as viewed from above. FIG. 13A to 13C are diagrams illustrating an alignment step in a bridge mounting step of mounting a bridge on a wiring layer. 11 is a cross-sectional view of an electronic device according to another embodiment of the present invention.

The electronic device 1 according to one embodiment of the present invention will be described below with reference to the drawings.

First, an electronic device 1 according to one embodiment will be described with reference to Figs. 1 and 2. Fig. 1 is a cross-sectional view of the electronic device 1 according to one embodiment of the present invention. Fig. 2 is an exploded cross-sectional view of the electronic device 1 shown in Fig. 1. Note that reference numerals for detailed components are omitted in Fig. 1.

As shown in Figures 1 and 2, the electronic device 1 according to this embodiment includes an electronic component layer 2, a connection layer 3, and a wiring layer 4 (hereinafter referred to as "wiring layer 4") serving as an RDL (re-distribution layer). The electronic device 1 is mounted on a substrate 5.

The electronic component layer 2 is formed by covering a first electronic component 20A, a second electronic component 20B, and a third electronic component 20C as multiple electronic components 20 with an insulating layer 21 described below. The electronic component layer 2 processes data using the electronic components 20. Similarly, the electronic component layer 2 stores data and programs. The electronic component layer 2 executes programs. The electronic component layer 2 performs signal processing. The electronic component layer 2 performs communication. The electronic component layer 2 interfaces with a sensor device.

In the following description, when there is no need to specify the first electronic component 20A, the second electronic component 20B, and the third electronic component 20C, the first electronic component 20A, the second electronic component 20B, and the third electronic component 20C may be referred to simply as "electronic components 20."

The connection layer 3 is formed by covering one or more bridges 31 with an insulating layer 30, which will be described later. The connection layer 3 electrically connects the electronic component layer 2 and the wiring layer 4. The connection layer 3 is formed between the electronic component layer 2 and the wiring layer 4. The connection layer 3 may function as a so-called interposer.

In this embodiment, the multiple bridges 31 include a first bridge 31A and a second bridge 31B. In the following description, when there is no need to specify the first bridge 31A and the second bridge 31B, the first bridge 31A and the second bridge 31B may be simply referred to as "bridge 31."

The wiring layer 4 transmits signals output from the electronic component layer 2. The wiring layer 4 physically supports the electronic component layer 2 and the connection layer 3. The wiring layer 4 supplies charge to the electronic component layer and/or the connection layer 3. The wiring layer 4 is disposed on the opposite side of the connection layer 3 from the electronic component layer 2. The wiring layer 4 is made up of two or more layers, including a layer of signal wiring and ground wiring for signal transmission, and a layer of power wiring and ground wiring for charge supply. From the viewpoint of stable charge supply, it is preferable to have the power wiring and ground wiring for charge supply in separate layers, in which case the wiring layer 4 will have three or more layers. It is also preferable to have two or more layers of signal wiring and ground wiring for signal transmission, or to have them in separate layers, from the viewpoint of improving transmission signal quality.

The substrate 5 physically supports the electronic component layer 2, the connection layer 3, and the wiring layer 4. The substrate 5 functions as a wiring substrate. The substrate 5 is disposed on the opposite side of the wiring layer 4 from the electronic component layer 2 and the connection layer 3. The substrate 5 may be a glass epoxy substrate, or may be a substrate having an insulating layer and a wiring layer provided on a glass base material.

<Electronic component layer>
1 and 2, the electronic component layer 2 has a plurality of electronic components 20 and an insulating layer 21. In the present embodiment, the plurality of electronic components 20 include a first electronic component 20A, a second electronic component 20B, and a third electronic component 20C.

The electronic components 20 process data. The electronic components 20 store data and programs. The electronic components 20 execute programs. The electronic components 20 perform signal processing. The electronic components 20 perform communication. The electronic components 20 interface with sensor devices. Each electronic component 20 may perform a different function. The electronic components 20 may be, for example, logic ICs. The electronic components 20 may be, for example, SoCs (System on a chip). The electronic components 20 may include memory ICs. The electronic components may be, for example, DDR (Double Data Rate), LPDDR (Low-Power Double Data Rate), or HBM (High Bandwidth Memory).

The electronic components 20 may be arranged so that multiple electronic components 20 are adjacent to one another. That is, a first electronic component 20A, a second electronic component 20B, and a third electronic component 20C may be arranged side by side on the electronic component layer 2. Note that the number of electronic components 20 is not limited to three. The number of electronic components may be two, three or more, or four or more.

More specifically, the first electronic component 20A and the second electronic component 20B may be arranged side by side so as to be adjacent to each other. The second electronic component 20B and the third electronic component 20C may be arranged side by side so as to be adjacent to each other. In the following, unless otherwise specified, the explanation regarding the first electronic component 20A and the second electronic component 20B which are adjacent to each other may also be applied to the other nth electronic component and (n+1)th electronic component which are adjacent to each other. Here, n is a natural number.

By having multiple electronic components 20, the electronic device 1 can process more information and perform more functions than if it had only one electronic component 20. For example, if there are three or more electronic components 20, the electronic device 1 can process more information and perform more functions.

In the electronic components 20, integrated circuits (ICs) are formed. A specific example of the multiple electronic components 20 is an IC chip (semiconductor chip). The IC chip has semiconductor elements arranged at high density. As an example, the IC chip has a chip substrate, transistors, chip wiring, and a chip insulating layer (not shown).

The chip substrate is the substrate of the IC chip. Transistors function as electronic switches, controlling current in response to changes in voltage. An example of a transistor is a MOSFET (Metal-Oxide-Semiconductor Field-effect Transistor). Chip wiring is the electronic pathway for transmitting signals between transistors and other components. For example, chip wiring is formed into fine patterns using conductive metals (aluminum or copper). The chip insulation layer prevents shorting of the chip substrate, transistors, and chip wiring.

The insulating layer 21 seals the periphery of the electronic component 20 including the transistor. The insulating layer 21 is, for example, an organic insulating layer such as an epoxy resin. The organic insulating layer may contain inorganic particles such as silica or alumina. The inclusion of inorganic particles makes it possible to control the linear expansion coefficient and elastic modulus. The insulating layer 21 may be a molded resin. For example, the insulating layer 21 may be formed by transfer molding, in which a pellet-shaped material is heated and softened in a plunger, and then the resin is pressed into a mold and cooled and solidified to form the resin. It can also be formed by compression molding, in which liquid or granular molded resin is supplied in advance into an open mold, and the mold is closed to perform heating and pressure molding. The insulating layer 21 may be formed by laminating a build-up resin film and heat-curing it.

The electronic component 20 has a first opposing portion 200 and an electronic component side electrode 201. A bump electrode 202 and a bump electrode 203 are formed on the electronic component side electrode 201.

The first facing portion 200 faces the bridge 31. Specifically, the first facing portion 200 faces the bridge 31 via the insulating layer 21 of the electronic component layer 2. The first facing portion 200 may be a surface facing the bridge 31. Specifically, the first facing portion 200 may be a surface facing the bridge 31 via the insulating layer 21 of the electronic component layer 2. The first facing portion 200 may be the bottom surface of the electronic component 20 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface.

The electronic component side electrode 201 is an input/output terminal for current and signals input/output to/from the electronic component 20. The electronic component side electrode 201 is formed on the first opposing portion 200. The electronic component side electrode 201 is formed of, for example, copper, a copper-aluminum alloy, tin, a tin-silver alloy, a tin-copper-silver alloy, or a laminate or mixture of these. The electronic component side electrode 201 is electrically connected to a pillar 32 of the connection layer 3 described later via a bump electrode 202. The electronic component side electrode 201 is electrically connected to a bridge 31 of the connection layer 3 described later via a bump electrode 203. As an example, the bump electrode 203 connected to the bridge electrode 3160 (described later) of the bridge side first electrode 316 (described later) is a signal line terminal, and the bump electrode 203 connected to the via electrode 3161 (described later) of the bridge side first electrode 316 (described later) is either a power supply terminal or a ground terminal.

The bump electrodes 202 and 203 are formed on the electronic component side electrode 201. As an example, the bump electrodes 202 and 203 are formed from solder. The bump electrodes 202 and 203 may also be formed from copper, silver, gold, tin, or alloys thereof. The other bump electrodes described in this embodiment may also be formed from similar materials.

The connection layer 3 has an insulating layer 30, a bridge 31, and a pillar 32 as a connection layer through-electrode.

The insulating layer 30 seals the periphery of the bridge 31. As an example, the insulating layer 30 is an organic insulating layer such as an epoxy resin. The organic insulating layer may contain inorganic particles such as silica or alumina. The inclusion of inorganic particles makes it possible to control the linear expansion coefficient and elastic modulus. The insulating layer 30 may be a molded resin. As an example, the insulating layer 30 may be formed by transfer molding, in which a pellet-shaped material is heated and softened in a plunger, and then the resin is pressed into a mold and cooled and solidified to form. It can also be formed by compression molding, in which liquid or granular molded resin is supplied in advance into an open mold, and the mold is closed to perform heating and pressure molding. The insulating layer 30 may be formed by laminating a build-up resin film and heat-hardening it.

The bridge 31 is electrically connected to the electronic component 20. There may be two or more bridges 31. In this embodiment, the multiple bridges 31 include a first bridge 31A and a second bridge 31B. There may be three or more bridges.

According to this embodiment, the electronic device 1 can process more information than if there was only one bridge 31.

The bridge 31 electrically connects adjacent electronic components 20 to each other. That is, the first bridge 31A (nth bridge) electrically connects adjacent first electronic component 20A (nth electronic component) and second electronic component 20B ((n+1)th electronic component). Furthermore, the second bridge 31B ((n+1)th bridge) may electrically connect adjacent second electronic component 20B ((n+1)th electronic component) and third electronic component 20C ((n+2)th electronic component).

The pillars 32 penetrate the connection layer 3 from the facing portion 33 facing the electronic component layer 2 to the facing portion 34 facing the wiring layer 4, electrically connecting the electronic components 20 to the wiring of the wiring layer 4. The pillars 32 are formed in the insulating layer 30.

The pillars 32 directly electrically connect the electronic component layer 2 and the wiring layer 4. The pillars 32 are formed by penetrating the insulating layer 30 from the surface facing the electronic component layer 2 (facing portion 33) to the surface facing the wiring layer 4 (facing portion 34). The pillars 32 are formed in a cylindrical shape, and a cavity is formed. A conductor is formed on the inner circumferential surface of the cavity. The cavity may be filled with a conductor. One example of a conductor is copper formed by a plating method.

The pillar 32 has an exposed portion as a surface that is exposed at the opposing portion 34 on the wiring layer 4 side. When the connection layer 3 and the wiring layer 4 are bonded, the exposed portion on the wiring layer 4 side of the pillar 32 is electrically connected to the third layer line wiring 46 formed in the fourth opposing portion 40 of the wiring layer 4 described later.

The pillar 32 has an exposed portion as a surface that is exposed to the opposing portion 33 on the electronic component layer 2 side. The exposed portion of the pillar 32 on the electronic component layer 2 side may be covered with a pillar electrode 320. The pillar electrode 320 is, for example, a conductive thin film. As an example, the pillar electrode 320 is made of copper. Note that the exposed portion of the pillar 32 on the electronic component layer 2 side may be the pillar electrode 320 without providing a conductive thin film. In the manufacturing process of the electronic device 1, when the electronic component layer 2 is joined to the connection layer 3, the pillar electrode 320 of the connection layer 3 is electrically connected to the bump electrode 202 of the electronic component layer 2. The pillar 32 is used, for example, as a power line or a ground line of the electronic component 20.

The bridge 31 has a glass substrate 310, a bridge wiring 311 and a bridge insulating layer 312 that constitute a bridge wiring section, a second opposing section 313, a third opposing section 314, and a bridge through via 315 as a bridge through electrode. The bridge 31 further has a first bridge side electrode 316 and a second bridge side electrode 317.

The bridge 31 is formed of a glass substrate 310. From the viewpoint of electrical reliability, it is preferable to use non-alkali glass or quartz glass that does not contain alkaline components as the glass substrate 310. It is also preferable to select a glass substrate 310 having an appropriate linear expansion coefficient and elastic modulus from the viewpoint of reliability in relation to the physical properties of the electronic component layer 2, the connection layer 3, the wiring layer 4, and the substrate 5.

The relative dielectric constant of silicon is, for example, 12. The relative dielectric constant of alkali-free glass is, for example, 5.8. For example, the relative dielectric constant of quartz glass is, for example, 3.9. Dielectric loss is proportional to the relative dielectric constant. Therefore, the higher the relative dielectric constant, the greater the dielectric loss. Therefore, the bridge 31 that electrically connects multiple electronic components 20 can reduce dielectric loss when the base material is made of glass compared to when it is made of silicon.

Dielectric loss can have effects on the transmission of information between multiple electronic components 20, such as signal attenuation, limited bandwidth, increased delay, and signal distortion.

Dielectric loss absorbs and attenuates the energy of a signal. As a result, the signal weakens as it travels along the wire, and signal quality decreases. Signal attenuation is a factor that limits the distance that information can be transmitted.

In wiring with high dielectric loss, the frequency components of the signal attenuate more quickly, which can limit the bandwidth. In wiring with high dielectric loss, high-frequency signals are more likely to degrade within the transmission path, which can affect high-speed data communication.

　Wiring with high dielectric loss can slow down signal transmission speeds because it takes longer for the signal to replenish the energy absorbed within the wiring. Large signal delays reduce the reliability of communication.

Dielectric losses can cause signals to become distorted during transmission. Large dielectric losses affect the amplitude, phase, and waveform of the signal, reducing signal accuracy.

The bridge wiring 311 electrically connects the multiple electronic devices 1 to each other. The bridge wiring 311 is, for example, a copper wiring.

According to this embodiment, power and information can be exchanged directly between multiple electronic components 20 arranged on the electronic component layer 2 via the bridge wiring 311.

The bridge insulating layer 312 insulates the bridge wiring 311.

By having the bridge insulating layer 312, it is possible to suppress the occurrence of short circuits between the multiple bridge wirings 311 and between the bridge wirings 311 and the bridge through vias 315.

The bridge insulating layer 312 seals the bridge wiring 311. The bridge insulating layer 312 is formed on the electronic component layer 2 side of the glass substrate 310, i.e., near the second opposing portion 313.

In this embodiment, multiple bridge insulating layers 312 are stacked to sandwich the bridge wiring 311. The bridge wiring section may be formed in a multi-layer wiring structure having multiple layers of bridge wiring 311. The multi-layer wiring structure has multiple bridge insulating layers 312 and multiple bridge wiring 311, and the bridge insulating layers 312 and bridge wiring 311 are stacked alternately. This allows signals to be transmitted between multiple electronic components 20 using a large number of wirings. This makes it possible to improve the density of the electronic components 20 and the wiring. The bridge wiring 311 may be directly disposed on the glass substrate 310. The bridge wiring 311 may also be disposed on the outermost surface of the bridge 31.

The bridge wiring section consisting of the bridge insulating layer 312 and the bridge wiring 311 may also be formed on the wiring layer 4 side of the glass substrate 310, i.e., near the third opposing portion 314. In this case, a via is formed in the bridge 31 to electrically connect the bridge-side first electrode 316 formed on the second opposing portion 313 of the bridge 31 to the bridge wiring 311 formed near the third opposing portion 314. This also improves the density of the electronic components 20 and the wiring.

The bridge insulating layer 312 may be an organic insulating layer. The bridge insulating layer 312 may be, for example, a resin material such as a photosensitive resin material or a polyimide resin as a non-photosensitive resin material. An organic insulating layer formed of a resin material generally has a low relative dielectric constant. Therefore, by using an organic insulating layer as the bridge insulating layer 312, the dielectric loss can be further suppressed. In addition, by using an organic insulating layer, the bridge insulating layer 312 can also be thickened as the bridge wiring 311 is made thicker, and even in this case, the manufacturing cost can be suppressed. Making the bridge wiring 311 thicker is effective in reducing the conductor resistance of the wiring. The organic insulating layer is formed by, for example, spin coating. The relative dielectric constant of the organic insulating layer may be lower than the relative dielectric constant of silicon. The relative dielectric constant of the organic insulating layer may be lower than the relative dielectric constant of the glass material constituting the glass substrate 310. The relative dielectric constant of the organic insulating layer is preferably, for example, 10 or less, and more preferably 5 or less.

The bridge insulating layer 312 may be an inorganic insulating layer. For example, the bridge insulating layer 312 may be silicon dioxide (SiO ₂ ). The inorganic insulating layer such as silicon dioxide is formed by, for example, chemical vapor deposition (CVD).

The second facing portion 313 of the bridge 31 faces the first facing portion 200 of each of the multiple electronic components 20. That is, the second facing portion 313 faces the first facing portion 200 of each of the first electronic component 20A, the second electronic component 20B, and the third electronic component 20C. The second facing portion 313 may be the upper surface of the bridge 31 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface.

The first facing portion 200 and the second facing portion 313 are electrically connected. Specifically, the first facing portion 200 of the first electronic component 20A is electrically connected to the bridge-side first electrode 316 formed on the second facing portion 313 of the bridge 31 via the bump electrode 203. The first facing portion 200 of the second electronic component 20B is electrically connected to the bridge-side first electrode 316 formed on the second facing portion 313 of the bridge 31 via the bump electrode 203. The first facing portion 200 of the first electronic component 20A is electrically connected to the pillar electrode 320 formed on the facing portion 33 on the electronic component layer 2 side of the connection layer 3 via the bump electrode 202.

The third opposing portion 314 of the bridge 31 is formed on the opposite side of the bridge 31 to the second opposing portion 313 of the bridge 31. The third opposing portion 314 faces the wiring layer 4. Specifically, the third opposing portion 314 faces the wiring layer 4 via the insulating layer 30. The third opposing portion 314 may be the underside of the bridge 31 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface.

To explain in more detail, when the electronic device 1 according to this embodiment is placed on a horizontal surface, the bridge wiring 311 is formed extending horizontally inside the bridge insulating layer 312, and is further formed extending until it bends at both horizontal ends toward the electronic components 20 of the electronic component layer 2 and is exposed at the second opposing portion 313. Here, the horizontal direction is the direction parallel to the surface of the second opposing portion 313.

In other words, when the electronic device 1 according to this embodiment is placed on a horizontal surface, the bridge wiring 311 is formed extending inside the bridge insulating layer 312 from the vertically lower portion of the first electronic component 20A to the vertically lower portion of the second electronic component 20B. The bridge wiring 311 is formed so that it is bent at the end portion on the first electronic component 20A side and extends until it is exposed at the second opposing portion 313. The bridge wiring 311 is formed so that it is bent at the end portion on the second electronic component 20B side and extends until it is exposed at the second opposing portion 313.

The current and information output from the first electronic component 20A is transmitted from the bump electrode 203 of the electronic component side electrode 201 to the bridge wiring 311 via the bridge electrode 3160 (described below) of the bridge side first electrode 316 formed on the first electronic component 20A side of the bridge 31. The second electronic component 20B receives the current and information transmitted to the bridge wiring 311 from the bridge electrode 3160 of the bridge side first electrode 316 formed on the second electronic component 20B side of the bridge 31 via the bump electrode 203 of the electronic component side electrode 201 of the second electronic component 20B.

Similarly, the current and information output from the second electronic component 20B is transmitted from the bump electrode 203 of the electronic component side electrode 201 to the bridge wiring 311 via the bridge electrode 3160 of the bridge side first electrode 316 formed on the second electronic component 20B side of the bridge 31. The first electronic component 20A receives the current and information transmitted to the bridge wiring 311 from the bridge electrode 3160 of the bridge side first electrode 316 formed on the first electronic component 20A side of the bridge 31 via the bump electrode 203 of the electronic component side electrode 201 of the first electronic component 20A.

The bridge through via 315 directly electrically connects the electronic component layer 2 and the wiring layer 4. The bridge through via 315 is formed penetrating from the second opposing portion 313 opposing the electronic component layer 2 to the third opposing portion 314 opposing the wiring layer 4. The bridge through via 315 is formed in a cylindrical shape, and a cavity is formed. A conductor is formed on the inner peripheral surface of the cavity. The cavity may be filled with a conductor. One example of the conductor is copper formed by a plating method. It is preferable that the multiple bridge through vias 315 have a via diameter of 15 μm or less and are formed at a pitch of 25 μm or more and 100 μm or less. Within this range, the bridge through vias 315 tend to maintain high strength while increasing the bridge density.

The bridge through via 315 is preferably a straight via electrode that penetrates from the second opposing portion 313 to the third opposing portion 314. That is, the bridge through via 315 is preferably a straight via electrode that penetrates the glass substrate 310 and the bridge insulating layer 312 in a straight line. This allows the wiring length to be shortened when electrically connecting the electronic component 20 and the wiring layer 4 via the bridge 31. This configuration is particularly effective when an HBM is used as the electronic component 20. In the HBM, the contacts of the signal lines are densely arranged, and the contacts of the power line and the ground line are also arranged near that portion. As a specific example, the power line of the electronic component 20 and the power line of the wiring layer 4 are connected via the bridge through via 315, so the connection distance between them is shortened. Furthermore, the ground line of the electronic component 20 and the ground line of the wiring layer 4 are connected via the bridge through via 315, so the connection distance between them is shortened. Even in such a case, the bridge wiring 311 can be used as a signal line to electrically connect multiple electronic components 20 to each other with a short wiring length, while the bridge through via 315 can be used as a power line or ground line to electrically connect the electronic components 20 to the wiring layer 4 with a short wiring length.

A bridge-side first electrode 316 is formed on the second opposing portion 313. That is, the bridge-side first electrode 316 is formed on the second opposing portion 313 of the bridge 31. The bridge-side first electrode 316 is electrically connected to the bump electrode 203 of the electronic component 20 on the electronic component layer 2.

The bridge-side first electrode 316 includes a bridge electrode 3160 and a via electrode 3161.

The bridge electrode 3160 is, for example, formed of a conductive thin film that extends from the bridge wiring 311 sealed in the bridge insulating layer 312 toward the electronic component 20 and electrically covers the exposed surface at the second opposing portion 313. As an example, the bridge electrode 3160 is formed of copper. Note that the exposed portion of the bridge wiring 311 on the second opposing portion 313 side may be used as the bridge electrode 3160 without providing a conductive thin film.

The via electrode 3161 is formed, for example, from a conductive thin film that extends from the bridge through via 315 toward the electronic component 20 and covers the exposed portion as the surface exposed to the third opposing portion 314. As an example, the via electrode 3161 is formed from copper. Note that the exposed portion on the second opposing portion 313 side of the bridge wiring 311 may be used as the via electrode 3161 without providing a conductive thin film.

A bridge-side second electrode 317 is formed on the third opposing portion 314. That is, the bridge-side second electrode 317 is formed on the third opposing portion 314 of the bridge 31. The bridge-side second electrode 317 is electrically connected to the third layer line wiring 46 of the wiring layer 4.

The second bridge-side electrode 317 includes a via electrode 3170 and a bump electrode 3171. The bump electrode 3171 may have a structure in which a solder material is formed at the tip of a copper pillar, and preferably the solder contains tin and bismuth.

The via electrode 3170 is formed, for example, from a conductive thin film that extends from the bridge through via 315 toward the wiring layer 4 and covers the exposed portion as the surface exposed to the third opposing portion 314. As an example, the via electrode 3170 is formed from copper. Note that the exposed portion of the bridge wiring 311 on the third opposing portion 314 side may be used as the via electrode 3170 without providing a conductive thin film.

A bump electrode 3171 is formed on the via electrode 3170. The bump electrode 3171 is connected to either the power line or the ground line of the wiring layer 4.

<Wiring layer>
The wiring layer 4 has a fourth opposing portion 40, a fifth opposing portion 41, a first layer line wiring 42, a first insulating layer 43, a second layer line wiring 44, a second insulating layer 45, a third layer line wiring 46, a first layer via wiring 47, a second layer via wiring 48, and a bump electrode 49.

The fourth opposing portion 40 faces the third opposing portion 314 of the bridge 31. Specifically, the fourth opposing portion 40 faces the bridge 31 via the insulating layer 30 of the connection layer 3. The fourth opposing portion 40 may be a surface facing the bridge 31. The fourth opposing portion 40 may be a surface facing the bridge 31 via the insulating layer 30 of the connection layer 3. The fourth opposing portion 40 may be the upper surface of the wiring layer 4 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface.

The fourth opposing portion 40 of the wiring layer 4 and the third opposing portion 314 of the bridge 31 of the connection layer 3 are electrically connected. Specifically, the third-layer line wiring 46 of the fourth opposing portion 40 of the wiring layer 4 is electrically connected to the via electrode 3170 formed on the bridge 31 of the connection layer 3. The via electrode 3170 of the bridge-side second electrode 317 formed on the first electronic component 20A side is electrically connected to the third-layer line wiring 46 of the wiring layer 4. The via electrode 3170 of the bridge-side second electrode 317 formed on the second electronic component 20B side is electrically connected to the third-layer line wiring 46 of the wiring layer 4. At this time, the bridge 31 is metal-bonded to the wiring layer 4 by flip-chip mounting. This allows the bridge 31 to be mounted with extremely high positioning accuracy.

The fifth opposing portion 41 is formed on the wiring layer 4 on the opposite side to the fourth opposing portion 40 of the wiring layer 4. The fifth opposing portion 41 faces the substrate 5. Specifically, the fifth opposing portion 41 faces the substrate 5 via a bump electrode 49 formed on the fifth opposing portion 41. The fifth opposing portion 41 may be the underside of the wiring layer 4 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface.

The first layer line wiring 42 is formed in the fifth opposing portion 41 of the wiring layer 4. As an example, the first layer line wiring 42 may be formed from copper wiring.

The first insulating layer 43 insulates the first layer line wiring 42, the first layer via wiring 47, and the second layer line wiring 44. The first insulating layer 43 is formed on the top of the first layer line wiring 42 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface. The first insulating layer 43 can be formed of a resin such as polyimide, polybenzoxazole, or benzocyclobutene, for example. If these resins have a photosensitive function, vias (openings) can be formed by photolithography and filled with a conductive material such as metal to electrically connect the wiring layers formed above and below the resin material. If the resin material is not photosensitive, the vias can be opened by laser light irradiation or dry etching.

The second layer line wiring 44 is laminated on the first insulating layer 43 on the side opposite the first layer line wiring 42. The second layer line wiring 44 is formed to improve the density of the electronic components 20 and wiring when multiple electronic components 20 are mounted in the electronic device 1 according to this embodiment. The second layer line wiring 44 is laminated on top of the first insulating layer 43 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface. The second layer line wiring 44 can be formed from the same composition as the first layer line wiring 42.

The second insulating layer 45 insulates the second layer line wiring 44, the second layer via wiring 48, and the third layer line wiring 46. The second insulating layer 45 is laminated on top of the second layer line wiring 44 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface. The second insulating layer 45 can be formed with the same composition as the first insulating layer 43.

The third layer line wiring 46 is formed in the fourth opposing portion 40 of the wiring layer 4. When the connection layer 3 and the wiring layer 4 are joined, the third layer line wiring 46 is electrically connected to the exposed portion of the pillar 32 formed in the connection layer 3 on the wiring layer 4 side. When the connection layer 3 and the wiring layer 4 are joined, the third layer line wiring 46 is electrically connected to the bridge side second electrode 317 of the bridge 31. The third layer line wiring 46 is laminated on top of the second insulating layer 45 when the electronic device 1 shown in FIG. 1 is placed on a horizontal surface. The third layer line wiring 46 can be formed from the same composition as the first layer line wiring 42 and the second layer line wiring 44.

The first layer via wiring 47 electrically connects the first layer line wiring 42 and the second layer line wiring 44. When the electronic device 1 shown in FIG. 1 is placed on a horizontal surface, the first layer via wiring 47 is formed to extend vertically from the first layer line wiring 42 to the second layer line wiring 44.

The second layer via wiring 48 electrically connects the second layer line wiring 44 and the third layer line wiring 46. When the electronic device 1 shown in FIG. 1 is placed on a horizontal surface, the second layer via wiring 48 is formed to extend vertically from the second layer line wiring 44 to the third layer line wiring 46.

The bump electrode 49 electrically connects the wiring layer 4 and the substrate 5. When the wiring layer 4 and the substrate 5 are joined, the bump electrode 49 electrically connects the first layer line wiring 42 of the wiring layer 4 and wiring (not shown) of the substrate 5. The bump electrode 49 is formed on the fifth opposing portion 41.

<Superimposition of electronic components and bridges>
Next, the electronic device 1 according to the present embodiment will be described with reference to Fig. 3 in addition to Fig. 1 and Fig. 2. Fig. 3 is an external view of the electronic device 1 according to the present embodiment as viewed from above.

FIG. 3 shows the first electronic component 20A, the second electronic component 20B, the third electronic component 20C, the first bridge 31A, and the second bridge 31B that are included in the electronic device 1 according to this embodiment.

As shown in FIG. 3, when the electronic device 1 according to this embodiment is placed on a horizontal surface and the electronic component layer 2 and the connection layer 3 are viewed in the stacking direction, the bridge 31 is positioned so as to overlap each of the multiple electronic components 20.

According to this embodiment, the electronic components 20 can be densely arranged on the electronic component layer 2. Therefore, in an electronic device 1 of specified dimensions, the amount of information that the electronic components 20 can process can be increased.

In other words, when the electronic device 1 according to this embodiment is placed on a horizontal surface and viewed vertically from above, a portion of the first electronic component 20A overlaps with a portion of the first bridge 31A. Similarly, a portion of the second electronic component 20B overlaps with a portion of the first bridge 31A. Similarly, a portion of the second electronic component 20B overlaps with a portion of the second bridge 31B. Similarly, a portion of the third electronic component 20C overlaps with a portion of the second bridge 31B.

More specifically, as shown in FIG. 2, when the electronic device 1 according to this embodiment is placed on a horizontal surface and viewed vertically from above, the electronic component side electrode 201 of the first electronic component 20A overlaps with the bridge-side first electrode 316 of the first bridge 31A. Similarly, the electronic component side electrode 201 of the second electronic component 20B overlaps with the bridge-side first electrode 316 of the first bridge 31A. Similarly, the electronic component side electrode 201 of the second electronic component 20B overlaps with the bridge-side first electrode 316 of the second bridge. Similarly, the electronic component side electrode 201 of the third electronic component 20C overlaps with the bridge-side first electrode 316 of the second bridge 31B. The same applies below.

By configuring in this manner, when the electronic component layer 2 and the connection layer 3 are joined as shown in FIG. 1, the bump electrode 203 of the electronic component side electrode 201 of the first electronic component 20A is electrically connected to the bridge electrode 3160 and via electrode 3161 of the bridge side first electrode 316 of the first bridge 31A. Similarly, the bump electrode 203 of the electronic component side electrode 201 of the second electronic component 20B is electrically connected to the bridge electrode 3160 and via electrode 3161 of the bridge side first electrode 316 of the first bridge 31A.

The connection between the electrodes of the electronic component 20 and the connection layer 3 can be made using solder. The solder preferably contains tin as the main component and silver. When the electronic component is connected to the connection layer 3 after the bridge is connected to the wiring layer 4, the solder connection between the bridge and the wiring layer 4 is also heated to a certain extent in the process of connecting the electronic component to the connection layer 3. If the solder connecting the bridge and the wiring layer 4 melts at this time, the bridge may become misaligned. By making the composition of the solder connecting the bridge and the wiring layer contain tin and bismuth and turning this part into an intermetallic compound after the solder connection, the melting point of this part can be made much higher than the melting point of the solder containing tin and silver as the main component. This is preferable because the solder connecting the bridge and the wiring layer 4 does not melt when the electronic component is soldered to the connection layer 3, and there is no adverse effect on the mounting accuracy of the bridge.

The bridge 31 may be smaller than any of the multiple electronic components 20 connected to it. Specifically, the first bridge 31A is smaller than the first electronic component 20A and smaller than the second electronic component 20B. For example, when the electronic device 1 according to this embodiment is placed on a horizontal surface and the electronic component layer 2 and the connection layer 3 are viewed in the stacking direction, the area of the first bridge 31A is smaller than the area of the first electronic component 20A and the area of the second electronic component 20B. In other words, the area of the first bridge 31A when viewed in a plan view is smaller than both the area of the first electronic component 20A and the area of the second electronic component 20B when viewed in a plan view.

According to this embodiment, the proportion of the bridge 31 using the glass substrate 310 in the wiring layer 4 can be reduced, thereby preventing an increase in costs.

<Bridge manufacturing process>
Next, a manufacturing process of the electronic device 1 according to the present embodiment will be described with reference to Figures 4A to 4H, which are diagrams showing the manufacturing process of the bridge 31 of the electronic device 1 according to one embodiment.

FIG. 4A is a diagram showing the glass substrate preparation process for preparing glass substrate 310. As shown in FIG. 4A, first, glass substrate 310 is prepared. Glass substrate 310 is, for example, a glass wafer. In reality, after the process shown in FIG. 4H is completed, the substrate is cut into chips of the size of one bridge 31 by dicing, but for ease of explanation, FIGS. 4A to 4H show glass substrate 310 of the size of one bridge 31.

FIG. 4B is a diagram showing a via filling process in which a via is filled in the formed through hole to form a part of the bridge through via 315 after the through hole forming process in which a through hole is formed in the glass substrate 310. As shown in FIG. 4B, a through hole is formed so as to penetrate from the first main surface 310A to the second main surface 310B (the third opposing portion 314 of the bridge 31) of the glass substrate 310. The through hole is formed, for example, by laser processing. It is also preferable to smooth the surface of the through hole by etching with hydrofluoric acid after the laser processing. The through hole is formed by forming a seed layer by sputtering film formation or electroless plating, and then forming a metal such as copper on it by electrolytic plating to perform a conductive process with low resistance. A metal layer may be formed only on the inner wall surface of the through hole, or the entire hole may be filled with metal. As a result, a via electrode is formed as at least a part of the bridge through via 315.

4C is a diagram showing an insulating film forming process for forming a bridge insulating layer 312 on the first main surface 310A of the glass substrate 310. As shown in FIG. 4C, the bridge insulating layer 312 is formed on the first main surface 310A of the glass substrate 310. The bridge insulating layer 312 is formed by depositing an organic insulating layer by, for example, spin coating. Polyimide, polybenzoxazole, benzocyclobutene, etc. can be used as the organic insulating film layer material. Alternatively, it is formed by depositing an inorganic insulating layer such as SiO ₂ by CVD or the like.

FIG. 4D is a diagram showing a bridge wiring formation process for forming bridge wiring 311 on bridge insulating layer 312. As shown in FIG. 4D, on the first main surface 310A side of glass substrate 310, bridge wiring 311 is further formed on bridge insulating layer 312. Bridge wiring 311 is formed by additive method, for example. In additive method, resist is formed on bridge insulating layer 312, and bridge wiring 311 is formed by electroless plating (full additive method). As other method, a method of forming a seed layer made of titanium or copper by sputtering, forming a wiring pattern with resist, forming metal wiring such as copper by electrolytic plating, and then peeling off the resist, and etching away the seed layer between wiring to form wiring (semi-additive method) or damascene process can also be used. Copper wiring, for example, is used as bridge wiring 311.

FIG. 4E is a diagram showing an insulating film formation process for forming a bridge insulating layer 312 on the bridge wiring 311. As shown in FIG. 4E, a bridge insulating layer 312 is further formed on the bridge wiring 311 laminated on the bridge insulating layer 312, and the bridge wiring 311 is sealed with the bridge insulating layer 312. The bridge wiring section may be formed with a multi-layer wiring structure having multiple layers of bridge wiring 311 by repeating the process of FIG. 4D and the process of FIG. 4E. In this case, the bridge wiring section has multiple layers of bridge insulating layers 312 and multiple layers of bridge wiring 311, and the bridge insulating layers 312 and bridge wiring 311 are laminated alternately. This allows signals to be transmitted between multiple electronic components 20 using a large number of wirings.

When the number of signal lines between electronic components interconnected by bridge wiring increases, the wiring width becomes narrower and the number of wiring layers increases. For example, if the width of the bridge wiring and the spacing between the wiring are both 2 μm, in the case of 1024 bits, the number of bridge wiring layers may be six or more.

FIG. 4F is a diagram showing a via filling process in which the openings formed in the bridge insulating layer 312 are filled with vias to form bridge through vias 315 after the opening forming process in which openings are formed in the bridge insulating layer 312. If the resin material constituting the bridge insulating layer 312 has a photosensitive function, a via (opening) is formed by photolithography and filled with a conductive material such as metal. The conductive material is connected to a via electrode (not shown) of the glass substrate 310 to form the bridge through via 315. If the resin material is not photosensitive, the via opening can also be formed by laser light irradiation or dry etching. As an example, after forming the via (opening), a seed layer is first formed on the inner surface of the via by sputtering. For example, a titanium film is used as the seed layer. Then, the via is filled by electrolytic plating to form the bridge through via 315. The via electrode as the bridge through via 315 is formed of, for example, copper. After this, the surface of the bridge 31 is polished by CMP to remove excess metal parts formed during the via filling process. The surface on the first main surface 310A side polished by CMP becomes the second opposing portion 313 of the bridge 31. The second main surface 310B of the glass substrate 310 becomes the third opposing portion 314 of the bridge 31.

FIG. 4G is a diagram showing the bridge wiring formation process. As shown in FIG. 4G, bridge wiring 311 is additionally formed so that bridge wiring 311 is exposed from second opposing portion 313. This additional wiring is formed by, for example, a damascene method or a semi-additive method. As a result, bridge wiring 311 is formed that is bent at both horizontal ends and has ends exposed at second opposing portion 313.

FIG. 4H is a diagram showing the bump electrode formation process. As shown in FIG. 4H, a bridge-side second electrode 317 is formed on the third opposing portion 314 side of the bridge through via 315. That is, a via electrode 3170 is formed as a seed layer on the exposed portion on the third opposing portion 314 side of the bridge through via 315, and a bump electrode 3171 is further formed on the via electrode 3170. Note that the formation of the seed layer may be omitted. The bridge 31 is then cut to chip size by dicing, and the bridge 31 with the bump electrode formed is completed.

<Lamination process for electronic devices>
Next, a stacking process for the electronic device 1 according to an embodiment will be described with reference to Figures 5A to 5O. Figures 5A to 5O are diagrams showing the stacking process for the electronic device 1 according to an embodiment.

FIG. 5A is a diagram showing a release layer forming process in which a release layer 102 is formed on the panel carrier 100 prepared in the panel carrier preparation process. As shown in FIG. 5A, a release layer 102 is formed on the panel carrier 100, which serves as a base. The material of the panel carrier can be preferably glass, ceramics such as alumina, silicon, etc. Glass carriers have a wide variety of linear expansion coefficients, and by using one with an appropriate linear expansion coefficient, the range of warping during the process can be kept within a certain range, which is preferable. Ceramic carriers have a large elastic modulus, which makes it easy to suppress warping after the formation of the wiring layer and the molding material, which is preferable. Silicon carriers have a high elastic modulus, which makes it effective in suppressing warping during the process, and it is easy to increase the flatness and smoothness of the surface, making it easy to form fine wiring, which is preferable.

FIG. 5B is a diagram showing the wiring formation process for forming the first layer line wiring 42 on the release layer 102. As shown in FIG. 5B, a copper layer is formed on the release layer 102 to form the first layer line wiring 42. The patterned first layer line wiring 42 is formed, for example, by a damascene method or a semi-additive method.

FIG. 5C is a diagram showing the wiring layer formation process for forming the wiring layer 4 on the release layer 102. As shown in FIG. 5C, the wiring layer 4 is laminated on the release layer 102.

As an example, the wiring layer 4 is formed by stacking a first insulating layer 43, a second layer line wiring 44, a second insulating layer 45, and a third layer line wiring 46 in this order on a first layer line wiring 42. The first layer via wiring 47 may be formed after the first insulating layer 43 is formed. The second layer via wiring 48 may be formed after the second insulating layer 45 is formed.

FIG. 5D is a diagram showing the bridge mounting process for mounting the bridge 31 on the wiring layer 4. As shown in FIG. 5D, the bridge 31 (first bridge 31A, second bridge 31B) produced by the process shown in FIGS. 4A to 4H is mounted on the wiring layer 4. At this time, the bridge 31 is metallically bonded to the wiring layer 4 by flip-chip mounting. More specifically, the bridge-side second electrode 317 of the bridge 31 is metallically bonded to the contact portion in the third-layer line wiring 46 of the wiring layer 4. This allows the bridge 31 to be mounted with extremely high positioning precision.

FIG. 5E is a diagram showing a resist film formation process, which is part of the pillar formation process. As shown in FIG. 5E, a thick resist film 104 is formed so as to cover the bridges 31 (first bridge 31A, second bridge 31B).

FIG. 5F is a diagram showing a pillar formation process in which a via is filled in a hole formed in the resist film 104 to form a pillar 32 after the hole formation process in which a hole is formed in the resist film 104. As shown in FIG. 5F, a hole is formed by etching a predetermined portion of the resist film 104 (the contact portion in the third layer line wiring 46), and then the formed hole is filled with a via by electrolytic plating to form the pillar 32. As an example of via filling, a seed layer is first formed on the inner surface of the hole by sputtering. For example, a titanium film is used as the seed layer. Then, the via is filled by electrolytic plating to form the pillar 32. The metal pillar as the pillar 32 is formed from, for example, copper.

As for the order of mounting the bridge and forming the pillars, the following steps may be carried out in that order on the wiring layer 4 before mounting the bridge: applying resist, forming holes in the resist by lithography or the like, forming a seed layer by sputtering, forming pillars by electrolytic plating, and removing the resist, and then forming the pillars, after which the bridge, etc. may be mounted.

FIG. 5G is a diagram showing the resist film removal process for removing the resist film 104. As shown in FIG. 5G, the resist film 104 is removed to expose the bridges 31 (first bridge 31A, second bridge 31B) and pillars 32.

FIG. 5H is a diagram showing the molding process in which the bridge 31 and pillar 32 are covered with the insulating layer 30. As shown in FIG. 5H, the bridge 31 (first bridge 31A, second bridge 31B) and pillar 32 are molded with the insulating layer 30. Before molding with the insulating layer 30, the space between the bridge 31 and the wiring layer 4 may be sealed with a liquid underfill material, and molding may then be performed. However, it is preferable to perform a mold underfill process in which the space between the bridge 31 and the wiring layer 4 is also sealed together in the molding process that covers the periphery of the bridge, as this simplifies the process.

FIG. 5I is a diagram showing the grinding process for grinding the surface of the insulating layer 30. As shown in FIG. 5I, the surface of the insulating layer 30 is ground with a grinder or the like to expose the second opposing portion 313 of the bridge 31. At this time, the pillar 32 is also ground to form an exposed portion of the pillar 32 on the opposing portion 33 side of the connection layer 3 on the electronic component layer 2 side.

FIG. 5J is a diagram showing the electrode formation process for forming electrodes made of thin film metal. As shown in FIG. 5J, a bridge electrode 3160 made of thin film metal is formed on the surface of the bridge wiring 311 exposed at the second opposing portion 313 of the bridge 31 (first bridge 31A, second bridge 31B), and a via electrode 3161 made of thin film metal is formed on the surface of the bridge through via 315. Furthermore, a pillar electrode 320 made of thin film metal is formed on the surface of the pillar 32. However, this process is not necessarily required, and the exposed surfaces of the bridge wiring 311, the bridge through via 315, and the pillar 32 may be used as electrodes as they are. In this way, the connection layer 3 is formed.

FIG. 5K is a diagram showing the electronic component mounting process for mounting electronic components 20 on the connection layer 3. As shown in FIG. 5K, electronic components 20 (first electronic component 20A, second electronic component 20B, third electronic component 20C) are mounted on the connection layer 3 so as to overlap a part of bridge 31 (first bridge 31A, second bridge 31B). Specifically, bump electrodes 203 and 202 of electronic components 20 (first electronic component 20A, second electronic component 20B, third electronic component 20C) are bonded to bridge 31 (first bridge 31A, second bridge 31B) and pillar 32. At this time, electronic components 20 are metallically bonded to connection layer 3 by flip-chip mounting. This allows electronic components 20 to be mounted with extremely high positioning accuracy.

FIG. 5L is a diagram showing a molding process in which electronic components 20 are covered with insulating layer 21. As shown in FIG. 5L, electronic components 20 (first electronic component 20A, second electronic component 20B, third electronic component 20C) are molded with insulating layer 21.

Figure 5M shows the grinding process for grinding the surface of insulating layer 21. As shown in Figure 5M, insulating layer 21 is ground with a grinder or the like to expose the surfaces of electronic components 20 (first electronic component 20A, second electronic component 20B, third electronic component 20C). This process is not necessarily required, but is useful when forming a heat dissipation structure directly on electronic component 20 for heat dissipation.

FIG. 5N is a diagram showing the panel carrier removal process for removing the panel carrier 100. As shown in FIG. 5N, the panel carrier 100 and the release layer 102 are removed.

Figure 5O is a diagram showing the bump electrode formation process for forming bump electrodes 49 on the wiring layer 4. As shown in Figure 5O, bump electrodes 49 are formed on the first-layer line wiring 42 of the wiring layer 4. This completes the electronic device 1. The electronic device 1 is then mounted on the substrate 5 using the bump electrodes 49.

Next, Figs. 6A to 6C show modified examples of this embodiment. Fig. 6A is an external view of the bridge 31 of the modified example as viewed from above (planar view). Fig. 6B is an external view of the wiring layer 4 as viewed from above (planar view). Fig. 6C is a diagram showing an alignment process in the bridge mounting process in which the bridge 31 is mounted on the wiring layer 4. Note that the third layer line wiring 46 is omitted from Figs. 6B and 6C.

As shown in FIG. 6A, the bridge 31 has a first alignment mark 50A as an alignment mark.

In this modified example, the first alignment mark 50A is disposed near the second opposing portion 313 (see FIG. 4H). The first alignment mark 50A is disposed, for example, in the bridge insulating layer 312. Specifically, the first alignment mark 50A may be disposed in the same layer in which the bridge wiring 311 is disposed. The first alignment mark 50A may be made of the same material as the bridge wiring 311. This makes the process of forming the alignment mark easier. However, the first alignment mark 50A may be disposed in a layer different from the layer in which the bridge wiring 311 is disposed. The first alignment mark 50A may be made of a material different from the bridge wiring 311.

The first alignment mark 50A is arranged in the same layer as the bridge wiring 311, but spaced apart from the bridge wiring 311. In this way, the first alignment mark 50A is provided separately from the bridge wiring 311, making it possible to perform more accurate alignment. However, a part of the bridge wiring 311 may also serve as the first alignment mark 50A.

The first alignment mark 50A has a shape corresponding to the second alignment mark 50B arranged on the wiring layer 4 described below. The first alignment mark 50A is, for example, a cross-shaped mark. However, it is not limited to this.

It is preferable that multiple first alignment marks 50A are provided, and more preferably, three or more are provided. In this modified example, three first alignment marks 50A are provided.

The first alignment mark 50A may be disposed on the surface of the second opposing portion 313 (see FIG. 4H). The first alignment mark 50A may be disposed on the bridge insulating layer 312. The first alignment mark 50A may also be disposed on the glass substrate 310 on the second opposing portion 313 side.

The first alignment mark 50A may be disposed near the third opposing portion 314 (see FIG. 4H). The first alignment mark 50A disposed near the third opposing portion 314 can be recognized by a camera through the glass substrate 310. The first alignment mark 50A may be disposed on the surface of the third opposing portion 314. The first alignment mark 50A may also be disposed on the glass substrate 310 on the third opposing portion 314 side. When a light-transmitting insulating layer is disposed on the third opposing portion 314 side, the first alignment mark 50A may be disposed on the light-transmitting insulating layer. When the first alignment mark 50A is disposed near the third opposing portion 314, the distance to the second alignment mark 50B described later becomes closer, so that the alignment accuracy can be improved.

As shown in FIG. 6B, the wiring layer 4 has a second alignment mark 50B. The second alignment mark 50B is provided on the surface of the wiring layer 4. The second alignment mark 50B may be made of the same material as the third layer line wiring 46. This makes the process of forming the alignment mark easier. However, the second alignment mark 50B may be made of a material different from that of the third layer line wiring 46.

The second alignment mark 50B has a shape corresponding to the first alignment mark 50A. The second alignment mark 50B is, for example, a mark made up of four rectangles. However, this is not limited to this.

It is preferable that multiple second alignment marks 50B are provided, and more preferably, three or more are provided. In this modified example, three second alignment marks 50B are provided. The second alignment marks 50B are provided in a number corresponding to the number of first alignment marks 50A.

In this modified example, an alignment process using an alignment mark is performed during the bridge mounting process shown in FIG. 5D. FIG. 6C is a diagram for explaining the alignment process when flip-chip mounting bridge 31 on wiring layer 4. FIG. 6C is a top view of wiring layer 4 and bridge 31 arranged on wiring layer 4. Specifically, it is a plan view of FIG. 5D from the top to the bottom of the paper.

At least a portion of the bridge 31 is made of a translucent material from the second opposing portion 313 to the third opposing portion 314. The glass substrate 310 of the bridge 31 is a translucent material. In this modified example, the bridge insulating layer 312 is made of a translucent material. Specifically, the bridge insulating layer 312 is preferably a translucent resin material or a translucent inorganic material. The translucent resin material is not particularly limited as long as it is translucent, and epoxy, polyimide, polybenzoxazole, benzocyclobutene, etc. can be used. As long as translucency is ensured, particles may be dispersed in these resins. The material of the particles is not particularly limited, and silica, alumina, barium sulfate, talc, aluminum nitride, silicon nitride, silicon carbide, etc. can be used. The translucent inorganic material is not particularly limited, and for example, silicon oxide, silicon nitride, silicon carbonitride, aluminum oxide, etc. can be used. In this modified example, the surface of the wiring layer 4 can be seen through the bridge 31, except for the wiring parts such as the bridge wiring 311 provided on the bridge 31.

The second alignment mark 50B arranged on the wiring layer 4 can be confirmed by the camera through the bridge 31. Furthermore, when the first alignment mark 50A is arranged near the third opposing portion 314, the first alignment mark 50A arranged near the third opposing portion 314 can also be confirmed by the camera through the glass substrate 310 of the bridge 31.

As shown in FIG. 6C, the first alignment mark 50A of the bridge 31 is aligned with the second alignment mark 50B of the wiring layer 4, thereby accurately aligning the position and rotation direction of the bridge 31 on the wiring layer 4. After the first alignment mark 50A and the second alignment mark 50B are aligned, flip-chip mounting is performed. With this modified example, flip-chip mounting by metal bonding is possible after accurate alignment, so the bridge 31 can be mounted with higher positional accuracy.

It is preferable that a plurality of first alignment marks 50A and second alignment marks 50B are provided in order to accurately align the position and rotation direction of the bridge 31 on the wiring layer 4. More preferably, there are three or more first alignment marks 50A and second alignment marks 50B. It is preferable that a plurality of first alignment marks 50A are arranged near the outer periphery of the bridge 31 in a planar view. When the shape of the bridge 31 is rectangular in a planar view, it is preferable that the alignment marks are provided at two or more, preferably three or more, of the four corners of the rectangular shape.

As described above, it is preferable that the first alignment mark 50A is formed as an alignment mark on the glass bridge 31 formed from the glass substrate. The first alignment mark 50A may be formed on either the second opposing portion 313 side or the third opposing portion 314 side. When the first alignment mark 50A is formed on the third opposing portion 314 side, it is preferable that it is formed so that it can be recognized through the glass substrate 310 from the second opposing portion 313 side. If the first alignment mark 50A can be observed from the second opposing portion 313 side, when performing alignment when mounting the glass bridge 31 on the wiring layer 4, the first alignment mark 50A formed on the glass bridge 31 and the second alignment mark 50B formed on the wiring layer 4 can be recognized from the second opposing portion 313 side of the glass bridge 31 with a single camera, and further, it is possible to perform position recognition and position correction with the camera until the glass bridge 31 comes into contact with the wiring layer 4, thereby improving the mounting accuracy of the glass bridge 31.

Even if the first alignment mark 50A is formed on the second opposing portion 313 side, if the first alignment mark 50A and the second alignment mark 50B can be observed simultaneously from the second opposing portion 313 side, then when performing alignment when mounting the glass bridge 31 on the wiring layer 4, the first alignment mark 50A formed on the glass bridge 31 and the second alignment mark 50B formed on the wiring layer 4 can be recognized with a single camera from the second opposing portion 313 side of the glass bridge 31, and further, position recognition and position correction can be performed with the camera until the glass bridge 31 comes into contact with the wiring layer 4, improving the mounting accuracy of the glass bridge 31.

<Other embodiments>
An electronic device 1A according to another embodiment of the present invention will be described with reference to Fig. 7. Fig. 7 is a cross-sectional view of an electronic device according to another embodiment of the present invention. Note that the electronic device 1A has the same basic configuration as the electronic device 1, so only the differences will be described below.

The electronic device 1A has a second wiring layer 6 between the electronic component layer 2 and the connection layer 3. The second wiring layer 6 has power wiring and ground wiring, similar to the wiring layer 4, which are connected to the power line and ground line of the wiring layer 4 via pillars 32, respectively. The second wiring layer 6 has signal wiring, which, like the bridge wiring 311, is responsible for transmitting signals between the electronic components 20A, 20B, and 20C. This embodiment also provides an electronic device 1 that allows the bridge 31 to be mounted on the wiring layer 4 with high positional accuracy.

The electronic device of this embodiment includes the following configuration:

(1) The electronic device 1 of this embodiment includes a plurality of electronic components 20 and a bridge 31 that electrically connects the plurality of electronic components 20. The bridge 31 is formed from a glass substrate 310 and is smaller than any of the plurality of electronic components 20. This makes it possible to provide an electronic device 1 with reduced dielectric loss. In addition, the amount of material used to construct the bridge 31 can be reduced, thereby reducing costs.

(2) In the electronic device 1 of (1), each of the electronic components 20 has a first facing portion 200 facing the bridge 31, the bridge 31 has a second facing portion 313 facing the first facing portion 200 of the electronic components 20, and a third facing portion 314 formed on the opposite side of the second facing portion 313, and the bridge 31 further has a bridge through electrode 315 (bridge through via 315) that penetrates from the second facing portion 313 to the third facing portion 314. This makes it possible to shorten the wiring length when electrically connecting the electronic component 20 to another layer via the bridge 31. By shortening the wiring length as described above, a stable charge supply to the electronic component 20 can be performed. As an example, the power supply line of the electronic component 20 and the power supply line of the wiring layer 4 can be connected over a short distance. As another example, the ground line of the electronic component 20 and the ground line of the wiring layer 4 can be connected over a short distance.

(3) In the electronic device 1 of (1) or (2), the bridge 31 further includes bridge wiring 311 that electrically connects the multiple electronic components 20 to each other. This allows the multiple electronic components 20 to directly exchange power and information with each other via the bridge wiring 311.

(4) In the electronic device 1 of (3), the bridge 31 further includes a bridge insulating layer 312 that insulates the bridge wiring 311. This makes it possible to suppress the occurrence of short circuits between the multiple bridge wirings 311 and between the bridge wiring 311 and the bridge through via 315.

In the electronic device 1 of (5) (4), the bridge insulating layer 312 is an organic insulating layer. An organic insulating layer formed from a resin material generally has a low relative dielectric constant. Therefore, by using an organic insulating layer as the bridge insulating layer 312, it is possible to further reduce dielectric loss. In addition, by using an organic insulating layer, it is possible to thicken the bridge insulating layer 312 in conjunction with the thickening of the bridge wiring 311, and even in this case, it is possible to reduce manufacturing costs.

(6) The electronic device 1 of (1) to (4) includes an electronic component layer 2 having a plurality of electronic components 20, a wiring layer 4 having wiring, and a connection layer 3 having a bridge 31 and electrically connecting the plurality of electronic components 20 to the wiring layer 4. The effects of the present disclosure can also be obtained with an electronic device 1 having such a configuration.

In the electronic device 1 of (7) and (6), the bridge through electrodes 315 (bridge through vias 315) electrically connect the multiple electronic components 20 to the wiring of the wiring layer 4. This makes it possible to shorten the wiring length when electrically connecting the electronic components 20 to the wiring layer 4 via the bridge 31.

In the electronic device 1 of (8) (6) to (7), the connection layer 3 has an insulating layer 30 that covers the periphery of the bridge 31, and the insulating layer 30 has a connection layer through electrode 32 (pillar 32) that penetrates from the facing portion (second facing portion 313) facing the electronic component layer 2 to the facing portion (third facing portion 314) facing the wiring layer 4, electrically connecting the electronic component 20 to the wiring of the wiring layer 4. This allows the electronic component 20 to be electrically connected to the wiring of the wiring layer 4 in parts other than the bridge 31.

(9) In the electronic device 1 of (6) to (8), the electronic components 20 are arranged adjacent to each other. This allows the electronic components 20 to be arranged at high density and the electronic components 20 to be connected to each other by bridges 31.

(10) In the electronic device 1 of (6) to (9), when the electronic component layer 2 and the connection layer 3 are viewed in the stacking direction, the bridge 31 is arranged so as to overlap each of the multiple electronic components 20. This allows the electronic components 20 to be arranged densely in the electronic component layer 2. Therefore, in an electronic device 1 of specified dimensions, the amount of information that the electronic components 20 can process can be increased.

(11) In the electronic device 1 of (1) to (10), the multiple electronic components 20 include at least the first electronic component 20A, the second electronic component 20B, and the third electronic component 20C, and the multiple bridges 31 include a first bridge 31A that electrically connects the first electronic component 20A and the second electronic component 20B to each other, and a second bridge 31B that electrically connects the second electronic component 20B and the third electronic component 20C to each other. Conventionally, the bridges were fixed to the wiring layer with an adhesive. In this case, the positioning accuracy of the bridges relative to the wiring layer was low. In this embodiment, flip-chip mounting by metal bonding is possible, so the bridges 31 can be mounted with high positional accuracy. In particular, when multiple bridges 31 are used in an electronic device 1 including three or more electronic components 20, it was difficult to properly mount the multiple bridges 31 if the positioning accuracy of the multiple bridges 31 was low. In this embodiment, flip-chip mounting using metal bonding is possible, so multiple bridges 31 can be mounted with high positional accuracy.

(12) In the electronic device 1 of (1) to (11), the bridge 31 has a second facing portion 313 facing the first facing portion 200 of the multiple electronic components 20 and a third facing portion 314 formed on the opposite side of the second facing portion 313, at least a portion of the bridge 31 is made of a translucent material from the second facing portion 313 to the third facing portion 314, and the bridge 31 has a first alignment mark 50A. This makes it possible to mount the bridge 31 after performing accurate alignment, and therefore the bridge 31 can be mounted with higher positional accuracy.

(13) In the electronic device 1 of (12), the bridge 31 further includes bridge wiring 311 that electrically connects the multiple electronic components 20 to each other, and the first alignment mark 50A is disposed on the same layer as the bridge wiring 311. This allows the bridge 31 to be mounted after accurate alignment, so that the bridge 31 can be mounted with higher positional accuracy.

(14) In the electronic device 1 of (13), the first alignment mark 50A is made of the same material as the bridge wiring 311. This makes it easier to form the first alignment mark 50A.

(15) The electronic device 1 of (12) to (14) further includes a wiring layer 4 having wiring, and the wiring layer 4 has a second alignment mark 50B corresponding to the first alignment mark 50A of the bridge 31. This allows the bridge 31 to be mounted after accurate alignment, so that the bridge 31 can be mounted with higher positional accuracy.

(16) A method for manufacturing an electronic device 1 including a plurality of electronic components 20 and a bridge 31 electrically connecting the plurality of electronic components 20, the method comprising the steps of:
The method includes a bridge manufacturing process for manufacturing a bridge 31, and an electronic component mounting process for mounting a plurality of electronic components 20 on the bridge 31,
The bridge manufacturing process is as follows:
Providing a glass substrate 310;
a bridge wiring forming step of forming bridge wiring 311 that electrically connects the plurality of electronic components 20 to each other on the main surface side of the glass base material 310;
A cutting step of cutting the glass substrate 310 into a chip size,
The electronic component mounting process is
The bridge 31 manufactured by the bridge manufacturing process and the electronic components 20 are mounted by flip-chip mounting. This makes it possible to provide an electronic device 1 with reduced dielectric loss. In addition, the amount of material used to configure the bridge 31 can be reduced, leading to cost reduction.

Although the embodiments of the present invention have been described above, the present invention is not limited to the above-described embodiments, and various modifications and variations are possible. For example, the components of each embodiment can be substituted for each other.

REFERENCE SIGNS LIST 1 Electronic device 2 Electronic component layer 20 Electronic component 200 First opposing portion 21 Insulating layer 3 Connection layer 30 Insulating layer 31 Bridge 310 Glass substrate 311 Bridge wiring 312 Bridge insulating layer 313 Second opposing portion 314 Third opposing portion 315 Bridge through via (bridge through electrode)
32 Pillar (connection layer through electrode)
4 Wiring layer 42 First layer line wiring 43 First insulating layer 44 Second layer line wiring 45 Second insulating layer 46 Third layer line wiring 47 First layer via wiring 48 Second layer via wiring 49 Bump electrode 5 Substrate 50A First alignment mark (alignment mark)
50B Second alignment mark

Claims (16)

A plurality of electronic components;
a bridge for electrically connecting the plurality of electronic components;
The bridge is formed from a glass substrate and is smaller than any of the plurality of electronic components. each of the electronic components has a first opposing portion that faces the bridge;
the bridge has a second opposing portion opposing the first opposing portion of the plurality of electronic components, and a third opposing portion formed on an opposite side to the second opposing portion,
The electronic device according to claim 1 , wherein the bridge further includes a bridge through electrode that penetrates from the second opposing portion to the third opposing portion. The electronic device of claim 1, wherein the bridge further includes bridge wiring that electrically connects the electronic components to each other. The electronic device of claim 3, wherein the bridge further includes a bridge insulating layer that insulates the bridge wiring. The electronic device of claim 4, wherein the bridge insulating layer is an organic insulating layer. an electronic component layer having the plurality of electronic components;
a wiring layer having wiring;
The electronic device according to claim 2 , further comprising: a connection layer having the bridge and electrically connecting the plurality of electronic components to the wiring layer. The electronic device according to claim 6, wherein the bridge through electrodes electrically connect the electronic components to the wiring of the wiring layer. the connection layer has an insulating layer covering the periphery of the bridge;
The electronic device according to claim 6, wherein the insulating layer has a connection layer through electrode formed therein, the connection layer through electrode penetrating from an opposing portion facing the electronic component layer to an opposing portion facing the wiring layer, and electrically connecting the electronic component and the wiring of the wiring layer. The electronic device according to claim 6, wherein the electronic components are arranged adjacent to each other. The electronic device according to claim 6, wherein the bridge is arranged to overlap each of the plurality of electronic components when the electronic component layer and the connection layer are viewed in the stacking direction. the plurality of electronic components include at least a first electronic component, a second electronic component, and a third electronic component;
The bridge has a plurality of bridges,
2. The electronic device of claim 1, wherein the plurality of bridges include a first bridge electrically connecting the first electronic component and the second electronic component to each other, and a second bridge electrically connecting the second electronic component and the third electronic component to each other. the bridge has a second opposing portion opposing the first opposing portions of the plurality of electronic components, and a third opposing portion formed on an opposite side to the second opposing portion,
At least a portion of the bridge is made of a light-transmitting material from the second opposing portion to the third opposing portion,
The electronic device of claim 1 , wherein the bridge comprises an alignment mark. the bridge further includes a bridge wiring that electrically connects the plurality of electronic components to each other;
The electronic device according to claim 12 , wherein the alignment mark is disposed in the same layer as the bridge wiring. The electronic device of claim 13, wherein the alignment mark is made of the same material as the bridge wiring. Further comprising a wiring layer having wiring,
The electronic device of claim 12 , wherein the wiring layer has a second alignment mark corresponding to the alignment mark of the bridge. 1. A method for manufacturing an electronic device including a plurality of electronic components and a bridge electrically connecting the plurality of electronic components, comprising:
a bridge manufacturing step of manufacturing the bridge; and an electronic component mounting step of mounting the plurality of electronic components on the bridge,
The bridge manufacturing process includes:
Providing a glass substrate;
a bridge wiring forming step of forming bridge wiring on a main surface side of the glass base material to electrically connect the plurality of electronic components to each other;
A cutting step of cutting the glass substrate into a chip size,
The electronic component mounting process includes:
a bridge manufactured in the bridge manufacturing step and the plurality of electronic components are mounted by flip-chip mounting.

Images