[go: up one dir, main page]

Yamamoto et al., 2013 - Google Patents

Nonvolatile flip-flop based on pseudo-spin-transistor architecture and its nonvolatile power-gating applications for low-power CMOS logic

Yamamoto et al., 2013

Document ID
406553545990240326
Author
Yamamoto S
Shuto Y
Sugahara S
Publication year
Publication venue
The European Physical Journal Applied Physics

External Links

Snippet

We computationally analyzed performance and power-gating (PG) ability of a new nonvolatile delay flip-flop (NV-DFF) based on pseudo-spin-MOSFET (PS-MOSFET) architecture using spin-transfer-torque magnetic tunnel junctions (STT-MTJs). The high …
Continue reading at www.epjap.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
Natsui et al. Nonvolatile logic-in-memory LSI using cycle-based power gating and its application to motion-vector prediction
Yamamoto et al. Nonvolatile delay flip-flop using spin-transistor architecture with spin transfer torque MTJs for power-gating systems
Senni et al. Non-volatile processor based on MRAM for ultra-low-power IoT devices
Yamamoto et al. Nonvolatile static random access memory using magnetic tunnel junctions with current-induced magnetization switching architecture
US8493120B2 (en) Storage circuitry and method with increased resilience to single event upsets
Roohi et al. Nv-clustering: Normally-off computing using non-volatile datapaths
Iyengar et al. MTJ-based state retentive flip-flop with enhanced-scan capability to sustain sudden power failure
Kim et al. High-performance and area-efficient ferroelectric FET-based nonvolatile flip-flops
Bishnoi et al. Self-timed read and write operations in STT-MRAM
Bishnoi et al. Non-volatile non-shadow flip-flop using spin orbit torque for efficient normally-off computing
Yamamoto et al. Nonvolatile flip-flop using pseudo-spin-transistor architecture and its power-gating applications
Amirany et al. High-performance and soft error immune spintronic retention latch for highly reliable processors
Huang et al. A low-power low-VDD nonvolatile latch using spin transfer torque MRAM
Yamamoto et al. Nonvolatile power-gating field-programmable gate array using nonvolatile static random access memory and nonvolatile flip-flops based on pseudo-spin-transistor architecture with spin-transfer-torque magnetic tunnel junctions
Usami et al. Energy efficient write verify and retry scheme for MTJ based flip-flop and application
Koike et al. A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop
Endoh Nonvolatile logic and memory devices based on spintronics
Seo et al. Fast and disturb-free nonvolatile flip-flop using complementary polarizer MTJ
Usami et al. Optimized two-step store control for MTJ-based nonvolatile flip-flops to minimize store energy under process and temperature variations
Yamamoto et al. Nonvolatile delay flip-flop based on spin-transistor architecture and its power-gating applications
US9728241B2 (en) Non-volatile flip-flop with enhanced-scan capability to sustain sudden power failure
Yamamoto et al. Nonvolatile flip-flop based on pseudo-spin-transistor architecture and its nonvolatile power-gating applications for low-power CMOS logic
Wang et al. A 1.0 V 45nm nonvolatile magnetic latch design and its robustness analysis
Rajaei A reliable, low power and nonvolatile MTJ-based flip-flop for advanced nanoelectronics
Kumar et al. High performance energy efficient radiation hardened latch for low voltage applications