[go: up one dir, main page]

Saint-Laurent et al., 2001 - Google Patents

Optimal clock distribution with an array of phase-locked loops for multiprocessor chips

Saint-Laurent et al., 2001

View PDF
Document ID
1794910871278833206
Author
Saint-Laurent M
Zarkesh-Ha P
Swaminathan M
Meindl J
Publication year
Publication venue
Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No. 01CH37257)

External Links

Snippet

This paper discusses clock distribution for chips with multiple microprocessor cores. A model for clock distribution with an array of phase-locked loops (PLLs) is introduced. The model is used to derive an analytical expression describing the optimal design tradeoff between …
Continue reading at epsilon.ece.gatech.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network

Similar Documents

Publication Publication Date Title
Kurd et al. Next generation intel core™ micro-architecture (Nehalem) clocking
Maneatis Low-jitter process-independent DLL and PLL based on self-biased techniques
US7719316B2 (en) Clock distribution network architecture for resonant-clocked systems
US7015765B2 (en) Resonant clock distribution for very large scale integrated circuits
US7679416B2 (en) High speed clock distribution transmission line network
Rusu et al. Clock generation and distribution for the first IA-64 microprocessor
CN104467757B (en) Clock pulse system, clock pulse integrated circuit and clock pulse generating method
US7571359B2 (en) Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals
Korniienko et al. Control law synthesis for distributed multi-agent systems: Application to active clock distribution networks
Brueske et al. A dynamic clock synchronization technique for large systems
Saint-Laurent et al. Optimal clock distribution with an array of phase-locked loops for multiprocessor chips
US6842056B1 (en) Cascaded phase-locked loops
Wong et al. Cascaded PLL design for a 90nm CMOS high performance microprocessor
Ravezzi et al. Clock and synchronization networks for a 3 GHz 64 Bit ARMv8 8-core SoC
US7310021B2 (en) Phase-locked loop with tunable-transfer function
Bae et al. A mixed PLL/DLL architecture for low jitter clock generation
Casha et al. Analysis of the spur characteristics of edge-combining DLL-based frequency multipliers
Korniienko et al. H∞ loop shaping control for distributed PLL network
Desai et al. Itanium processor clock design
Korniienko et al. A clock network of distributed ADPLLs using an asymmetric comparison strategy
Kuo et al. A 120–420 MHz delay‐locked loop with multi‐band voltage‐controlled delay unit
Hui Jitter analysis and modeling of a 10 Gbit/s SerDes CDR and jitter attenuation PLL
Cheng et al. A 2.2 GHz programmable DLL-based frequency multiplier for SOC applications
Prasad et al. Low-Jitter CMOS Digital PLL for the generation of the clock in synchronous serial communication systems
Kurd et al. A replica-biased 50% duty cycle PLL architecture with 1/spl times/VCO