US6355364B1 - Process of heat treating and annealing CIC and CIC created thereby - Google Patents
Process of heat treating and annealing CIC and CIC created thereby Download PDFInfo
- Publication number
- US6355364B1 US6355364B1 US09/343,078 US34307899A US6355364B1 US 6355364 B1 US6355364 B1 US 6355364B1 US 34307899 A US34307899 A US 34307899A US 6355364 B1 US6355364 B1 US 6355364B1
- Authority
- US
- United States
- Prior art keywords
- clad sheet
- range
- approximately
- copper
- section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 50
- 230000008569 process Effects 0.000 title claims abstract description 50
- 238000000137 annealing Methods 0.000 title claims abstract description 23
- 229910052802 copper Inorganic materials 0.000 claims abstract description 30
- 239000010949 copper Substances 0.000 claims abstract description 30
- 229910001374 Invar Inorganic materials 0.000 claims description 20
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 18
- 229920002313 fluoropolymer Polymers 0.000 claims description 16
- 239000004811 fluoropolymer Substances 0.000 claims description 16
- 238000005096 rolling process Methods 0.000 claims description 9
- 239000004593 Epoxy Substances 0.000 claims description 6
- 238000009792 diffusion process Methods 0.000 claims description 6
- 229920005989 resin Polymers 0.000 claims description 4
- 239000011347 resin Substances 0.000 claims description 4
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 claims description 2
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 claims description 2
- 239000004643 cyanate ester Substances 0.000 claims description 2
- 150000001913 cyanates Chemical class 0.000 claims description 2
- 239000000203 mixture Substances 0.000 claims description 2
- 229920003192 poly(bis maleimide) Polymers 0.000 claims description 2
- 229920003217 poly(methylsilsesquioxane) Polymers 0.000 claims description 2
- 229920000647 polyepoxide Polymers 0.000 claims description 2
- 229920001955 polyphenylene ether Polymers 0.000 claims description 2
- 238000004806 packaging method and process Methods 0.000 abstract description 6
- 239000003989 dielectric material Substances 0.000 description 7
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 6
- 238000003475 lamination Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 229910052786 argon Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000001307 helium Substances 0.000 description 3
- 229910052734 helium Inorganic materials 0.000 description 3
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 230000002265 prevention Effects 0.000 description 2
- 238000001953 recrystallisation Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000969 carrier Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B15/00—Layered products comprising a layer of metal
- B32B15/01—Layered products comprising a layer of metal all layers being exclusively metallic
-
- C—CHEMISTRY; METALLURGY
- C21—METALLURGY OF IRON
- C21D—MODIFYING THE PHYSICAL STRUCTURE OF FERROUS METALS; GENERAL DEVICES FOR HEAT TREATMENT OF FERROUS OR NON-FERROUS METALS OR ALLOYS; MAKING METAL MALLEABLE, e.g. BY DECARBURISATION OR TEMPERING
- C21D2251/00—Treating composite or clad material
- C21D2251/02—Clad material
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S428/00—Stock material or miscellaneous articles
- Y10S428/922—Static electricity metal bleed-off metallic stock
- Y10S428/923—Physical dimension
- Y10S428/924—Composite
- Y10S428/925—Relative dimension specified
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S428/00—Stock material or miscellaneous articles
- Y10S428/922—Static electricity metal bleed-off metallic stock
- Y10S428/923—Physical dimension
- Y10S428/924—Composite
- Y10S428/926—Thickness of individual layer specified
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12458—All metal or with adjacent metals having composition, density, or hardness gradient
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12771—Transition metal-base component
- Y10T428/12861—Group VIII or IB metal-base component
- Y10T428/12903—Cu-base component
- Y10T428/1291—Next to Co-, Cu-, or Ni-base component
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12771—Transition metal-base component
- Y10T428/12861—Group VIII or IB metal-base component
- Y10T428/12903—Cu-base component
- Y10T428/12917—Next to Fe-base component
Definitions
- the present invention relates generally to processes for preparing copper-Invar-copper (CIC) for use in making chip packaging. More particularly, the invention relates to processes of preparing CIC with heat treating and annealing and the CIC cut created thereby.
- CIC copper-Invar-copper
- Copper-INVAR-copper is a useful material for high performance circuit packaging and chip carrier applications due to its excellent thermal, mechanical and electrical properties.
- the properties of the CIC determine the end performance of the package.
- HPCC high performance chip carrier
- CTE coefficient of thermal expansion
- the electrical design requires very tight control of electrical resistance.
- the properties of the CIC are affected by the original CIC inlay ratio (copper to INVAR ratio), they are also greatly affected by fabrication processes, e.g., rolling to decrease the thickness of the CIC, annealing and heat treating.
- fabrication processes e.g., rolling to decrease the thickness of the CIC, annealing and heat treating.
- CIC preparation processes have been unable to concurrently obtain optimum CTE, mechanical and electrical properties.
- Fluoropolymer dielectrics e.g., Rogers 2800® manufactured by Rogers, Inc. of Rogers, Conn.
- CIC Fluoropolymer dielectrics
- CIC Fluoropolymer dielectrics
- CIC has been used together for conventional printed circuit packaging applications.
- the use of a fluoropolymer dielectric layer requires the laminate to be exposed to extremely high lamination pressure.
- high lamination pressure can have a severe negative effect.
- CIC has a much higher tensile modulus than fluoropolymer, the CIC controls the dimensional behavior of the package. Therefore, the CIC must possess the right mechanical strength and stiffness which are largely determined by mechanical and thermal processing history.
- a process of preparing a copper-INVAR-copper clad sheet comprising the steps of: providing a section of copper-INVAR-copper clad sheet; and annealing the section at a temperature in a range of 1475° F. to 1625° F. for a time in a range of 40 to 120 seconds.
- a process of preparing a copper-INVAR-copper clad sheet comprising the steps of: providing a section of copper-INVAR-copper clad sheet; and heat treating the section at a temperature in a range of 1275° F. to 1425° F. for a time in a range of 40 to 120 seconds.
- the annealing and heat treating processes for CIC of the claimed invention enhance the manufacturing yield and end performance of chip packages and provide a CIC clad sheet, possibly with a fluoropolymer dielectric layer, exhibiting optimum properties.
- the annealing process allows for fully annealing the copper and the INVAR while minimizing the intermetallic layer. Hence, it provides optimum recrystallization of the INVAR grain structure. It also results in softer INVAR which allows the additional rolling steps necessary for further thickness reductions.
- the heat treating process provides for fully annealing the copper and partially annealing and stress relieving the INVAR.
- the heat treating process produces the best mechanical properties by: reducing the anisotropic structure of the CIC sheet created by rolling resulting in more uniform residual stresses, improving etchability of the CIC section and creating stress uniformity in the finished packages.
- a larninate comprising a clad copper-INVAR-copper structure and having a mass resistivity in a range of 0.75 to 1.0 ohm.gram/m 2 .
- a clad sheet comprising a layer of INVAR between two layers of copper and having a mass resistivity in a range of 0.55 to 0.85 ohm.gram/m 2 .
- the third and fourth aspects provide CIC clad sheets having the tensile and yield strength to resist the physical forces present during the lamination cycle, the proper modulus and CTE to achieve the right composite CTE for the packaging application and low enough resistivity to handle the current distribution power required by the electrical design.
- FIG. 1 shows a flow diagram including the processes in accordance with the present invention.
- FIG. 2 shows a laminate in accordance with the present invention.
- step S 1 a section of CIC is provided.
- CIC is supplied as a clad starting material in various inlay ratios by, for example, Texas Instruments.
- the inlay ratios for the CIC range from 12.5%/75%/12.5% to 30%/40%/30%.
- the CIC is provided as 12.5%/75%/12.5% because it has a CTE of approximately 2.5 PPM/° C. which, later, when combined with the higher CTE of filled fluoropolymer, (25 PPM/° C.), will give the desired CTE of 8-12 PPM/° C., approximately midway between silicon (approx.
- This CTE allows for creation of HPCCs having CTE of 8-12 PPM/° C.
- 12.5%/75%/12.5% CIC has a high tensile modulus and good electrical conductivity.
- the CIC is preferably provided in a roll form.
- the CIC provided in step S 1 normally has a thickness of approximately 6 mil, which is too thick for formation into chip packages. Accordingly, in step S 2 , the CIC is rolled to approximately 4 mils.
- the CIC section is annealed at a temperature in a range of 1475° F. to 1625° F. for a time in a range of 40 to 120 seconds. Most preferably, the temperature is approximately 1550° F. and the time duration is approximately 60 seconds.
- the anneal can take place in, for example, a strip anneal furnace in either a reducing hydrogen atmosphere or an inert atmosphere, e.g., argon, helium, etc.
- the annealing process allows for fully annealing the copper and the INVAR while minimizing the intermetallic layer. Surprisingly, this annealing process improves electrical resistivity of the CIC section and provides optimum recrystallization of the INVAR grain structure. It also substantially softens the INVAR which allows the additional rolling steps necessary for further thickness reductions.
- Another benefit of minimizing the intermetallic layers in the CIC is the prevention of etchback that occurs during ECP. ECP is provided to remove excess material after laser through hole formation used during the process of fabricating a laminate chip carrier (LCC).
- Post-anneal CIC has properties as follows: tensile strength ranging from 55-75 kpsi, and, preferably approximately 65 kpsi; elongation ranging from 12-14%; a mass resistivity 0.55 to 0.85 ohm.gram/m 2 , and preferably approximately 0.70 ohm.gram/m 2 ; a hardness in the range of 170-230 Knoop, and preferably approximately 200 Knoop; and an intermetallic layer of 0.1 to 3 microns, and preferably approximately 1.5 micron.
- step S 4 the CIC section is rolled again to decrease the thickness to approximately 2 mils.
- the CIC section may be sheeted, i.e., cut into smaller sections, if desired.
- the CIC section is heat treated in a strip anneal furnace at a temperature in a range of 1275° F. to 1425° F. for a time in a range of 40 to 120 seconds. Most preferably, the CIC section is heat treated at approximately 1350° F. for approximately 60 seconds. If the CIC is sheeted in step S 5 , heat treating is preferably optionally performed in a bell anneal furnace as indicated in step S 6 ′. Heat treating in a bell anneal furnace can be performed at a temperature in the range of 1000° F. to 1200° F. for a time in the range of 7 to 9 minutes. Most preferably, the CIC is heat treated at 1100° F.
- Bell anneal is performed in an inert atmosphere such as argon or helium. If the CIC section is not sheeted until after heat treating, i.e., step S 7 , heat treating is preferably performed in a strip anneal furnace in either a reducing hydrogen atmosphere or an inert atmosphere, e.g., argon, helium, etc.
- the heat treating process provides for fully annealing the copper and partially annealing and stress relieving the INVAR while minimizing the intermetallic layers.
- the heat treating process produces the best mechanical properties by: reducing anisotropic grain structure of the CIC section resulting in uniform stress, improving etchability of the CIC section and creating stress uniformity in the finished packages. It also provides optimal electrical resistivity by minimizing the formation of intermetallic layers.
- step S 7 If the CIC is not sheeted, i.e., cut into sections in step S 5 , it can be provided post-heat treating in step S 7 .
- steps S 8 or S 8 ′ the CIC enters the first step of an LCC fabrication process, which includes the layering of CIC sections and various dielectric materials.
- a layer of fluoropolymer dielectric such as Rogers 2800®, manufactured by Rogers, Inc. of Rogers, Conn., may be laminated onto the on the CIC section.
- other suitable non-fluoropolymer dielectric materials may also be used.
- the invention relates not only to the anneal and heat treating processes individually, but to the combination of the processes which result in a CIC clad sheet having optimum properties.
- this step requires extreme temperatures and pressures.
- the temperature, pressure and time currently used are approximately 716° F. and 1700 psi for up to 6 hours. These conditions create large forces which act to change the physical dimensions of the product.
- the processes described above, however, allow packages to be fabricated with maximum yield by insuring that the CIC has the optimum combination of physical properties such as strength, CTE and isotropy.
- Laminate 10 includes an INVAR layer 30 between two layers of copper 20 , 40 and at least one diffusion layer 50 , 60 between INVAR layer 30 and a layer of copper 20 , 40 .
- the at least one diffusion layer 50 , 60 has a thickness in the range of 0.1 to 3.0 microns, and, preferably, approximate 1.5 microns.
- a layer 70 of a fluoropolymer dielectric material, or other suitable dielectric material, may be laminated on the top surface of the copper layer 20 and/or on the bottom surface of the copper layer 40 .
- the CIC portion of the laminate 10 also exhibits optimum properties in that it has: a tensile strength ranging from 75 to 85 kpsi; a mass resistivity in a range of 0.75 to 1.0 ohm.gram/m 2 ; a thickness of approximately 2 mils; a hardness in a range of 170 to 230 Knoop; and an elongation in a range of 4 to 6%.
- a completed HPCC including the laminate 10 has a thickness of approximately 6 mils and a CTE in the range of 8-12 PPM/°C. (a completed HPCC has several additional layers not shown in FIG. 2 ).
- the properties of the CIC laminate provide the tensile and yield strength to resist the physical forces present during the lamination cycle, the proper modulus and CTE to achieve the right composite CTE for the packaging application and low enough resistivity to handle the current distribution power required by the electrical design.
- the CIC produced in accordance with the present invention may be used in the fabrication of laminate chip carriers (LCC's), in conjunction with fluoropolymers and other non-fluoropolymer dielectrics.
- the non-fluoropolymer dielectrics may include, for example, epoxy/glass resin, bismaleimide triazine (BT resin), cyanate esters, polypheneylene oxide/epoxy blends, and allylated polyphenylene ether resins.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Laminated Bodies (AREA)
Abstract
Description
Claims (37)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/343,078 US6355364B1 (en) | 1999-06-29 | 1999-06-29 | Process of heat treating and annealing CIC and CIC created thereby |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/343,078 US6355364B1 (en) | 1999-06-29 | 1999-06-29 | Process of heat treating and annealing CIC and CIC created thereby |
Publications (1)
Publication Number | Publication Date |
---|---|
US6355364B1 true US6355364B1 (en) | 2002-03-12 |
Family
ID=23344606
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/343,078 Expired - Fee Related US6355364B1 (en) | 1999-06-29 | 1999-06-29 | Process of heat treating and annealing CIC and CIC created thereby |
Country Status (1)
Country | Link |
---|---|
US (1) | US6355364B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6518509B1 (en) * | 1999-12-23 | 2003-02-11 | International Business Machines Corporation | Copper plated invar with acid preclean |
US7253504B1 (en) | 2004-12-13 | 2007-08-07 | Advanced Micro Devices, Inc. | Integrated circuit package and method |
US20090064140A1 (en) * | 2007-08-27 | 2009-03-05 | Arimilli Lakshminarayana B | System and Method for Providing a Fully Non-Blocking Switch in a Supernode of a Multi-Tiered Full-Graph Interconnect Architecture |
WO2009065410A1 (en) * | 2007-11-21 | 2009-05-28 | Danfoss A/S | Object having a ductile and corrosion resistant surface layer |
US20110260299A1 (en) * | 2010-04-22 | 2011-10-27 | Endicott Interconnect Technologies, Inc. | Method for via plating in electronic packages containing fluoropolymer dielectric layers |
CN109065593A (en) * | 2018-08-14 | 2018-12-21 | 京东方科技集团股份有限公司 | OLED illuminating module and preparation method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4996115A (en) * | 1988-12-23 | 1991-02-26 | Inco Limited | Composite structure |
US5064173A (en) | 1988-03-16 | 1991-11-12 | L'air Liquide, Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Process and device for the annealing treatment of metal strips |
US5089059A (en) | 1989-07-26 | 1992-02-18 | Compagnie Generale Des Etablissements Michelin-Michelin & Cie | Method and device for the heat treatment of metal straps |
US5128008A (en) * | 1991-04-10 | 1992-07-07 | International Business Machines Corporation | Method of forming a microelectronic package having a copper substrate |
US5613185A (en) | 1995-06-01 | 1997-03-18 | Air Products And Chemicals, Inc. | Atmospheres for extending life of wire mesh belts used in sintering powder metal components |
US6179990B1 (en) * | 1999-06-30 | 2001-01-30 | International Business Machines Corporation | Biased acid cleaning of a copper-invar-copper laminate |
-
1999
- 1999-06-29 US US09/343,078 patent/US6355364B1/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5064173A (en) | 1988-03-16 | 1991-11-12 | L'air Liquide, Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Process and device for the annealing treatment of metal strips |
US4996115A (en) * | 1988-12-23 | 1991-02-26 | Inco Limited | Composite structure |
US5089059A (en) | 1989-07-26 | 1992-02-18 | Compagnie Generale Des Etablissements Michelin-Michelin & Cie | Method and device for the heat treatment of metal straps |
US5128008A (en) * | 1991-04-10 | 1992-07-07 | International Business Machines Corporation | Method of forming a microelectronic package having a copper substrate |
US5613185A (en) | 1995-06-01 | 1997-03-18 | Air Products And Chemicals, Inc. | Atmospheres for extending life of wire mesh belts used in sintering powder metal components |
US6179990B1 (en) * | 1999-06-30 | 2001-01-30 | International Business Machines Corporation | Biased acid cleaning of a copper-invar-copper laminate |
Non-Patent Citations (5)
Title |
---|
"High Performance Carrier Technology", by Heck et al, 1993 International Electronics Packaging Conference, San Diego, California, vol. 1, pp. 771-779; Sep. 12-15, 1993. |
"High Performance Carrier Technology: Materials and Fabrication", by Light et al, 1993 International Electronics Packaging Conference, San Diego, California, vol. 1, pp. 440-456; Sep. 12-15, 1993. |
"Process Considerations in the Fabrication of Teflon Printed Circuits Boards", by Light et al, 1994 Proceedings, 44 Electronic Components & Technology Conference, May 1994, pp. 542-549. |
Grebe et al., Fabrication of High Quality Defect-Free Metal Carriers, IBM Technical Disclosure Bulletin, vol. 36, No. 1, pp. 5-6, Jan. 1993. |
Harvey et al., "Separator Sheets Used To Prevent Interdiffusion of Copper," IBM Technical Disclosure Bulletin, vol. 35, No. 2, pp.319-320, Jul. 1992. |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6518509B1 (en) * | 1999-12-23 | 2003-02-11 | International Business Machines Corporation | Copper plated invar with acid preclean |
US7253504B1 (en) | 2004-12-13 | 2007-08-07 | Advanced Micro Devices, Inc. | Integrated circuit package and method |
US20090064140A1 (en) * | 2007-08-27 | 2009-03-05 | Arimilli Lakshminarayana B | System and Method for Providing a Fully Non-Blocking Switch in a Supernode of a Multi-Tiered Full-Graph Interconnect Architecture |
WO2009065410A1 (en) * | 2007-11-21 | 2009-05-28 | Danfoss A/S | Object having a ductile and corrosion resistant surface layer |
US20110027608A1 (en) * | 2007-11-21 | 2011-02-03 | Danfoss A/S Tantalum Technologies | Object having a ductile and corrosion resistant surface layer |
US20110260299A1 (en) * | 2010-04-22 | 2011-10-27 | Endicott Interconnect Technologies, Inc. | Method for via plating in electronic packages containing fluoropolymer dielectric layers |
CN109065593A (en) * | 2018-08-14 | 2018-12-21 | 京东方科技集团股份有限公司 | OLED illuminating module and preparation method thereof |
CN109065593B (en) * | 2018-08-14 | 2020-09-04 | 京东方科技集团股份有限公司 | OLED light-emitting module and manufacturing method thereof |
US11127919B2 (en) | 2018-08-14 | 2021-09-21 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | OLED light emitting module and display device having metal stack including sandwiched invar alloy, and manufacturing method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103361509B (en) | Rolled copper foil, copper-clad laminated board, flexible printing wiring board and manufacture method thereof | |
US6499217B1 (en) | Method of manufacturing three-dimensional printed wiring board | |
EP3509100A1 (en) | Heat sink and method for manufacturing same | |
KR20120038410A (en) | Metal laminated substrate for use as an oxide superconducting wire material, and manufacturing method therefor | |
WO2007013330A1 (en) | Process for producing wiring board covered with thermoplastic liquid crystal polymer film | |
US6355364B1 (en) | Process of heat treating and annealing CIC and CIC created thereby | |
KR100922467B1 (en) | Capacitor layer forming material, and printed wiring board having internal capacitor layer obtained by using such capacitor layer forming material | |
EP2006086A9 (en) | Soft magnetic metal strip laminate and process for production thereof | |
US20050089709A1 (en) | Support layer for thin copper foil | |
US20050121138A1 (en) | Preparation of flexible metal foil/polyimide laminate | |
KR101655612B1 (en) | A method for manufacturing a fuel cell membrane electrode assembly with high durability | |
KR100855925B1 (en) | Method for producing metal laminate | |
TW201334958A (en) | Copper-clad two-layer material and process for producing same | |
JP3514646B2 (en) | Flexible printed wiring board and method of manufacturing the same | |
TWI230200B (en) | Metal band and manufacturing method of the same | |
JP4297163B2 (en) | Multilayer circuit board manufacturing method | |
JPH091361A (en) | Manufacture of heat-conductive composite material | |
US5837380A (en) | Multilayer structures and process for fabricating the same | |
CN112020406B (en) | Rolled joined body and method for producing rolled joined body | |
JPH04160126A (en) | TiA1 intermetallic compound plate material and its manufacturing method | |
JP5606920B2 (en) | Polymer laminated substrate for epitaxial growth film formation and method for producing the same | |
TW200829099A (en) | Capacitor layer-forming material, method for producing capacitor layer-forming material, and printed wiring board comprising built-in capacitor obtained by using the capacitor layer-forming material | |
JP2000036443A (en) | Electrolytic capacitor outer case and manufacture thereof | |
JP2708070B2 (en) | Metal laminate and method for producing the same | |
JP4630120B2 (en) | Circuit board and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JAPP, ROBERT M.;JIMAREZ, LISA J.;MCCLURE, BONNIE S.;REEL/FRAME:010074/0740 Effective date: 19990628 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100312 |