[go: up one dir, main page]

WO2007035398A3 - Regulation de la contrainte dans des couches de dispositifs par relachement selectif et prevention du relachement - Google Patents

Regulation de la contrainte dans des couches de dispositifs par relachement selectif et prevention du relachement Download PDF

Info

Publication number
WO2007035398A3
WO2007035398A3 PCT/US2006/035814 US2006035814W WO2007035398A3 WO 2007035398 A3 WO2007035398 A3 WO 2007035398A3 US 2006035814 W US2006035814 W US 2006035814W WO 2007035398 A3 WO2007035398 A3 WO 2007035398A3
Authority
WO
WIPO (PCT)
Prior art keywords
relaxation
strain
prevention
control
selective
Prior art date
Application number
PCT/US2006/035814
Other languages
English (en)
Other versions
WO2007035398A2 (fr
Inventor
Matthew T Currie
Original Assignee
Amberwave Systems Corp
Matthew T Currie
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/227,529 external-priority patent/US7335545B2/en
Priority claimed from US11/227,472 external-priority patent/US7307273B2/en
Application filed by Amberwave Systems Corp, Matthew T Currie filed Critical Amberwave Systems Corp
Publication of WO2007035398A2 publication Critical patent/WO2007035398A2/fr
Publication of WO2007035398A3 publication Critical patent/WO2007035398A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0275—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline semiconductor source or drain regions resulting in recessed gates, e.g. forming raised source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/608—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having non-planar bodies, e.g. having recessed gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/751—Insulated-gate field-effect transistors [IGFET] having composition variations in the channel regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0167—Manufacturing their channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/017—Manufacturing their source or drain regions, e.g. silicided source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/62—Fin field-effect transistors [FinFET]

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • High Energy & Nuclear Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Health & Medical Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Element Separation (AREA)

Abstract

Selon cette invention, les bienfaits de semi-conducteurs contraints sont combinés à des approches silicium sur isolant de fabrication de substrats et de dispositifs. La contrainte dans les semi-conducteurs contraints est régulée afin que les performances des dispositifs soient améliorées.
PCT/US2006/035814 2005-09-15 2006-09-14 Regulation de la contrainte dans des couches de dispositifs par relachement selectif et prevention du relachement WO2007035398A2 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US11/227,529 US7335545B2 (en) 2002-06-07 2005-09-15 Control of strain in device layers by prevention of relaxation
US11/227,472 US7307273B2 (en) 2002-06-07 2005-09-15 Control of strain in device layers by selective relaxation
US11/227,529 2005-09-15
US11/227,472 2005-09-15

Publications (2)

Publication Number Publication Date
WO2007035398A2 WO2007035398A2 (fr) 2007-03-29
WO2007035398A3 true WO2007035398A3 (fr) 2007-06-21

Family

ID=37545274

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/035814 WO2007035398A2 (fr) 2005-09-15 2006-09-14 Regulation de la contrainte dans des couches de dispositifs par relachement selectif et prevention du relachement

Country Status (1)

Country Link
WO (1) WO2007035398A2 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007030056B3 (de) * 2007-06-29 2009-01-22 Advanced Micro Devices, Inc., Sunnyvale Verfahren zum Blockieren einer Voramorphisierung einer Gateelektrode eines Transistors
US10559688B2 (en) * 2016-04-01 2020-02-11 Intel Corporation Transistor with thermal performance boost

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030027381A1 (en) * 2001-08-01 2003-02-06 Advanced Micro Devices, Inc. XE preamorphizing implantation
US20040173790A1 (en) * 2003-03-05 2004-09-09 Yee-Chia Yeo Method of forming strained silicon on insulator substrate
US20060003510A1 (en) * 2004-06-30 2006-01-05 Thorsten Kammler Technique for transferring strain into a semiconductor region

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030027381A1 (en) * 2001-08-01 2003-02-06 Advanced Micro Devices, Inc. XE preamorphizing implantation
US20040173790A1 (en) * 2003-03-05 2004-09-09 Yee-Chia Yeo Method of forming strained silicon on insulator substrate
US20060003510A1 (en) * 2004-06-30 2006-01-05 Thorsten Kammler Technique for transferring strain into a semiconductor region

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
AL-BAYATI A ET AL: "Exploring the limits of pre-amorphization implants on controlling channeling and diffusion of low energy B implants and ultra shallow junction formation", CONFERENCE ON ION IMPLANTATION TECHNOLOGY, 2000. SEP. 17-22, 2000, 17 September 2000 (2000-09-17), PISCATAWAY, NJ, USA, IEEE, pages 54 - 57, XP010543009, ISBN: 0-7803-6462-7 *
ANDRIEU F ET AL: "Co-integrated Dual Strained Channels on Fully Depleted sSDOI CMOSFETs with HfO2/TiN Gate Stack down to 15nm Gate Length", IEEE INTERNATIONAL SOI CONFERENCE 2005. PROCEEDINGS. HONOLULU, HI, USA, 03-06 OCT. 2005, 3 October 2005 (2005-10-03), PISCATAWAY, NJ, USA, pages 223 - 224, XP010866691, ISBN: 0-7803-9212-4 *
THEAN A V Y ET AL: "Performance of super-critical strained-si directly on insulator (SC-SSOI) CMOS based on high-performance PD-SOI technology", SYMPOSIUM ON VLSI TECHNOLOGY, 2005. DIGEST OF TECHNICAL PAPERS. KYOTO, JAPAN, JUNE 14-16, 2005, 14 June 2005 (2005-06-14), PISCATAWAY, NJ, USA, IEEE, pages 134 - 135, XP010818273, ISBN: 4-900784-00-1 *

Also Published As

Publication number Publication date
WO2007035398A2 (fr) 2007-03-29

Similar Documents

Publication Publication Date Title
GB2442404B (en) Sram devices utilizing tensile-stressed strain films
WO2009055572A3 (fr) Structure semiconductrice et procédé de fabrication correspondant
WO2010074906A3 (fr) Dispositifs des groupes iii à v avec une couche à dopage delta sous une région de canal
EP2095989A4 (fr) Dispositif de commande de courant et véhicule l'utilisant
WO2007078892A3 (fr) Transistor nmos deforme en traction utilisant des regions sources/drains de groupe iii-n
TW200727461A (en) Semiconductor device and production method thereof
JP2007324589A5 (fr)
WO2007122588A3 (fr) Stratifié extensible, procédé de fabrication et article absorbant
EP2022662A4 (fr) Dispositif de production de puissance et vehicule dote de celui-ci
WO2006065759A3 (fr) Substrats de soi a contrainte double
GB0816666D0 (en) Semiconductor field effect transistor and method for fabricating the same
WO2008106244A3 (fr) Structure de grille métallique sollicitée pour dispositifs cmos avec mobilité de canal améliorée et procédés de formation de celle-ci
WO2005076815A3 (fr) Semi-conducteurs de type perylene n et dispositifs associes
WO2007149516A3 (fr) Génération de puissance à distance magnétostrictive ou piézoélectrique, batterie et procédé
TW200729465A (en) An embedded strain layer in thin SOI transistors and a method of forming the same
EP1844356A4 (fr) Procede de dessin de motifs sur des couches conductrices, procede de fabrication de polariseurs, et polariseurs ainsi obtenus
WO2012071193A3 (fr) Double modelage des contours avec amincissement de dimension critique en ligne
WO2012088545A3 (fr) Matériau d'amortissement composite à tension variable et procédé pour sa réalisation
WO2013018016A3 (fr) Procédé de fabrication de dispositifs à semi-conducteurs comprenant le polissage mécano-chimique de germanium élémentaire et/ou d'un matériau de si1-xgex en présence d'une composition cmp ayant une valeur de ph de 3,0 à 5,5
WO2011094382A3 (fr) Dispositifs semi-conducteurs à base de nitrure de gallium normalement inactifs
WO2008121262A3 (fr) Structures semi-conducteur sur isolateur à base de verre-céramique et leur procédé de fabrication
WO2011103324A3 (fr) Actionneur à matière intelligente capable de travailler dans trois dimensions
EP2421026A4 (fr) Structure de substrat pour fabrication de dispositif à semi-conducteurs et son procédé de fabrication
WO2009055570A3 (fr) Structure semiconductrice et procédé de fabrication correspondant
SG126828A1 (en) Implantation-less approach to fabricating strainedsemiconductor on isolation wafers

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06803575

Country of ref document: EP

Kind code of ref document: A2